MC912DG128AMPVE Freescale Semiconductor, MC912DG128AMPVE Datasheet - Page 183

IC MCU 128K FLASH 8MHZ 112-LQFP

MC912DG128AMPVE

Manufacturer Part Number
MC912DG128AMPVE
Description
IC MCU 128K FLASH 8MHZ 112-LQFP
Manufacturer
Freescale Semiconductor
Series
HC12r
Datasheet

Specifications of MC912DG128AMPVE

Core Processor
CPU12
Core Size
16-Bit
Speed
8MHz
Connectivity
CAN, I²C, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
69
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x8/10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
112-LQFP
Processor Series
HC912D
Core
HC12
Data Bus Width
16 bit
Data Ram Size
8 KB
Interface Type
CAN/I2C/SCI/SPI
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
69
Number Of Timers
8
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWHCS12
Minimum Operating Temperature
- 40 C
On-chip Adc
2 (8-ch x 10-bit)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC912DG128AMPVE
Manufacturer:
FREESCALE
Quantity:
2 902
Part Number:
MC912DG128AMPVE
Manufacturer:
FREESCALE
Quantity:
800
Part Number:
MC912DG128AMPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC912DG128AMPVE
Manufacturer:
FREESCALE
Quantity:
800
MC68HC912DT128A — Rev 4.0
MOTOROLA
MCLK
XCLK
÷
÷
1, 2, 3, 4, 5, 6,...,8190, 8191
1, 2, 3, 4, 5, 6,...,8190, 8191
REGISTER: RTICTL
BIT:RTBYP
MODULUS DIVIDER:
MODULUS DIVIDER:
÷
SC0BD
SC1BD
2048
Figure 12-7. Clock Chain for SCI0, SCI1, RTI, COP
Bus clock select bits BCSP and BCSS in the clock select register
(CLKSEL) determine which clock drives SYSCLK for the main system
including the CPU and buses. BCSS has no effect if BCSP is set. During
the transition, the clock select output will be held low and all CPU activity
will cease until the transition is complete.
The Module Clock Select bit MCS determines the clock used by the ECT
module and the baud rate generators of the SCIs. In limp-home mode,
the output of MCS is forced to 0, but the MCS bit reads the latched value.
It allows normal operation of the serial and timer subsystems at a fixed
reference frequency while allowing the CPU to operate at a higher,
variable frequency.
Freescale Semiconductor, Inc.
For More Information On This Product,
÷
÷
16
16
÷
Go to: www.freescale.com
4
BAUD RATE (16x)
BAUD RATE (16x)
BAUD RATE (1x)
BAUD RATE (1x)
TRANSMIT
TRANSMIT
RECEIVE
RECEIVE
Clock Functions
SCI0
SCI0
SCI1
SCI1
BITS: RTR2, RTR1, RTR0
REGISTER: RTICTL
÷
÷
÷
÷
÷
÷
2
2
2
2
2
2
0:0:1
0:1:0
0:1:1
1:0:0
1:0:1
1:1:0
1:1:1
0:0:0
TO RTI
BITS: CR2, CR1, CR0
REGISTER: COPCTL
÷
÷
÷
÷
÷
÷
4
4
4
4
2
2
Clock Divider Chains
0:0:1
0:1:0
0:1:1
1:0:0
1:0:1
1:1:0
1:1:1
Clock Functions
0:0:0
Technical Data
TO COP
183

Related parts for MC912DG128AMPVE