MPC562MZP56 Freescale Semiconductor, MPC562MZP56 Datasheet - Page 427

IC MPU 32BIT 56MHZ PPC 388-PBGA

MPC562MZP56

Manufacturer Part Number
MPC562MZP56
Description
IC MPU 32BIT 56MHZ PPC 388-PBGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheet

Specifications of MPC562MZP56

Core Processor
PowerPC
Core Size
32-Bit
Speed
56MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
64
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
Processor Series
MPC5xx
Core
PowerPC
Data Bus Width
32 bit
Data Ram Size
8 KB
Interface Type
SCI, SPI, UART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
56
Number Of Timers
22
Operating Supply Voltage
2.6 V to 5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
2 (10 bit, 32 Channel)
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Request inventory verification / Request inventory verification
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC562MZP56
Manufacturer:
FREESCAL
Quantity:
204
Part Number:
MPC562MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
7 699
Company:
Part Number:
MPC562MZP56
Quantity:
1 500
Part Number:
MPC562MZP56R2
Manufacturer:
RFT
Quantity:
1 441
Part Number:
MPC562MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Because it takes two clocks for the external address to be recognized and handled by the memory
controller, the TS which is generated by the external master is ahead of the corresponding CS and strobes
which are asserted by the memory controller. This 2-clock delay might cause problems in some
synchronous memories. To overcome this, the memory controller generates the MTS (memory transfer
start) strobe which can be used in the slave’s memory instead of the external master’s TS signal. As seen
in
the external memory can latch the external master’s address correctly. To activate this feature, the MTSC
bit must be set in the SIUMCR register. Use external logic to control devices that can have burst accesses
from an external master.
On the MPC563, when the external master accesses the internal Flash when it is disabled, the access is
terminated with the transfer error acknowledge (TEA) signal asserted, and the memory controller does not
support this access in any way.
When the memory controller serves an external master, the BDIP signal becomes an input signal. This
signal is watched by the memory controller to detect when the burst is terminated.
Freescale Semiconductor
Figure
NOTE: The memory controller’s BDIP line is used as a burst_in_progress signal.
10-20, the MTS strobe is synchronized to the assertion of CS by the memory controller so that
MPC5xx
Address
BURST
WE/BE
MTS
BDIP
Data
TS
CSx
TA
OE
Configuration for GPCM-Handled Memory Devices
Figure 10-20. Synchronous External Master
TA
MPC561/MPC563 Reference Manual, Rev. 1.2
TS
Synchronous External Master
BDIP
Data
ADDR
BURST
BDIP
BURST
TS
CE
OE
W
Data
Address
Memory
Memory Controller
10-29

Related parts for MPC562MZP56