MPC562MZP56 Freescale Semiconductor, MPC562MZP56 Datasheet - Page 439

• Manufacturer Part Number: MPC562MZP56
• Description: IC MPU 32BIT 56MHZ PPC 388-PBGA
• Manufacturer: Freescale Semiconductor
• Series: MPC5xxr

Specifications of MPC562MZP56

• Core Processor: PowerPC
• Core Size: 32-Bit
• Speed: 56MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 64
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 2.7 V
• Data Converters: A/D 32x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 388-BGA
• Processor Series: MPC5xx
• Core: PowerPC
• Data Bus Width: 32 bit
• Data Ram Size: 8 KB
• Interface Type: SCI, SPI, UART
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 56
• Number Of Timers: 22
• Operating Supply Voltage: 2.6 V to 5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 2 (10 bit, 32 Channel)
• For Use With: MPC564EVB - KIT EVAL FOR MPC561/562/563/564
• Lead Free Status / RoHS Status: Request inventory verification / Request inventory verification
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: No

11.4
The L2U module can operate in the following modes:
11.4.1
In normal mode (master or slave) the L2U module acts as a bidirectional protocol translator.
In addition to the bus protocol translation, the L2U supports other functions such as show cycles, data
memory protection, and MPC500 reservation protocol.
Freescale Semiconductor
•
•
•
•
•
•
Normal mode
Reset operation
Peripheral mode
Factory test mode
In master mode the RCPU is fully operational, and there is no external master access to the U-bus.
Slave mode enables an external master to access any internal bus slave while the RCPU is fully
operational. The L2U transfers load/store accesses from the RCPU to the U-bus and the read/write
accesses by the U-bus master to the L-bus.
Modes Of Operation
Normal Mode
MPC500
Core
FP
+
L-Bus
Figure 11-1. L2U Bus Interface Block Diagram
MPC561/MPC563 Reference Manual, Rev. 1.2
Interface
Burst Buffer
L-Bus
Controller
L-Bus to U-Bus Interface
Reservation
Address
Decode
Control
DMPU
U-Bus
Interface
U-Bus
Interface
UIMB
IMB3
USIU
L-Bus to U-Bus Interface (L2U)
E-Bus
11-3