A3P1000L-PQG208 Actel, A3P1000L-PQG208 Datasheet - Page 110

• Manufacturer Part Number: A3P1000L-PQG208
• Description: FPGA - Field Programmable Gate Array 1M SYSTEM GATES
• Manufacturer: Actel

Specifications of A3P1000L-PQG208

• Processor Series: A3P1000
• Core: IP Core
• Maximum Operating Frequency: 781.25 MHz
• Number Of Programmable I/os: 154
• Data Ram Size: 147456
• Supply Voltage (max): 1.26 V
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Development Tools By Supplier: A3PE-Proto-Kit, A3PE-Brd1500-Skt, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FlashPro 4, FlashPro 3, FlashPro Lite
• Mounting Style: SMD/SMT
• Supply Voltage (min): 1.14 V
• Number Of Gates: 1 M
• Package / Case: PQFP-208
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ProASIC3L DC and Switching Characteristics
Figure 2-24 • B-LVDS/M-LVDS Multipoint Application Using LVDS I/O Buffers
2- 96
R
T
Z
Z
Z
0
0
stub
Receiver
+
R
R
B-LVDS/M-LVDS
Bus LVDS (B-LVDS) and Multipoint LVDS (M-LVDS) specifications extend the existing LVDS standard to
high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain
any combination of drivers, receivers, and transceivers. Actel LVDS drivers provide the higher drive
current required by B-LVDS and M-LVDS to accommodate the loading. The drivers require series
terminations for better signal quality and to control voltage swing. Termination is also required at both
ends of the bus since the driver can be located anywhere on the bus. These configurations can be
implemented using the TRIBUF_LVDS and BIBUF_LVDS macros along with appropriate terminations.
Multipoint designs using Actel LVDS macros can achieve up to 200 MHz with a maximum of 20 loads. A
sample application is given in
section in
Example: For a bus consisting of 20 equidistant loads, the following terminations provide the required
differential voltage, in worst-case Industrial operating conditions, at the farthest receiver: R
R
S
T
-
EN
R
= 70 Ω, given Z
Z
S
stub
Table 2-168 on page
Z
Z
Z
0
0
stub
Transceiver
+
R
T
0
S
= 50 Ω (2") and Z
-
EN
R
Z
stub
S
Z
Z
Z
0
0
Figure
stub
2-94.
Driver
+
R
D
S
2-24. The input and output buffer delays are available in the LVDS
stub
-
EN
R
Z
S
stub
= 50 Ω (~1.5").
R e visio n 9
Z
Z
Z
0
0
stub
Receiver
+
R
R
S
-
EN
R
Z
S
stub
...
Z
Z
0
0
Transceiver
+
R
T
S
-
EN
R
S
BIBUF_LVDS
S
= 60 Ω and
Z
Z
0
0
R
T