EP1S30F780I6N Altera, EP1S30F780I6N Datasheet - Page 229

• Manufacturer Part Number: EP1S30F780I6N
• Description: IC STRATIX FPGA 30K LE 780-FBGA
• Manufacturer: Altera
• Series: Stratix®r

Specifications of EP1S30F780I6N

• Number Of Logic Elements/cells: 32470
• Number Of Labs/clbs: 3247
• Total Ram Bits: 3317184
• Number Of I /o: 597
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 780-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

Altera Corporation
January 2006
Table 4–98
clock to feed IOE registers in I/O banks around each device. These values
can be used for calculating the timing budget on the output (write) side
of a memory interface. These values already factor in the package skew.
Notes to
(1)
(2)
Note to
(1)
t
t
t
t
t
t
t
t
t
t
LR_HIO
TB_VIO
OVERALL
SB_HIO
SB_VIO
SS_HIO
SS_VIO
LR_HIO
TB_VIO
OVERALL
Table 4–97. Output Pin Timing Skew Definitions (Part 2 of 2)
Table 4–98. Output Skew for Stratix by Device Density
See
See
The skew numbers in
Symbol
Symbol
Table
Figure 4–5 on page
Figure 4–6 on page
Table
shows the I/O skews when using the same global or regional
4–98:
4–97:
EP1S10 to EP1S30
Across all HIO banks (1, 2, 5, 6); across four similar
type I/O banks
Across all VIO banks (3, 4, 7, 8); across four similar
type I/O banks
Output timing skew for all I/O pins on the device.
Table 4–98
4–57.
4–58.
160
180
150
190
430
90
90
account for worst case package skews.
Stratix Device Handbook, Volume 1
Skew (ps)
EP1S40
DC & Switching Characteristics
290
290
460
520
490
580
630
Definition
(1)
EP1S60 & EP1S80
500
500
600
630
600
670
880
4–59