MC68040FE33A Freescale Semiconductor, MC68040FE33A Datasheet - Page 238

IC MICROPROCESSOR 32BIT 184-CQFP

MC68040FE33A

Manufacturer Part Number
MC68040FE33A
Description
IC MICROPROCESSOR 32BIT 184-CQFP
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68040FE33A

Processor Type
M680x0 32-Bit
Speed
33MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
184-CQFP
Package
184CQFP
Processor Series
M680xx
Core
CPU32
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68040FE33A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
CP—Continuation of Floating-Point Post-Instruction Exception Pending
CU—Continuation of Unimplemented Floating-Point Instruction Exception Pending
CT—Continuation of Trace Exception Pending
CM—Continuation of MOVEM Instruction Execution Pending
MA—Misaligned Access
MOTOROLA
CP is set for an access error with a floating-point post-instruction exception pending. All
pending accesses are allowed to complete after a trace condition is recognized. If any
of these accesses fault, the resulting stack frame has the CT bit set, and the effective
address field contains the address of the instruction being traced. The RTE fetches the
appropriate floating-point post-instruction exception vector.
When a post-instruction exception occurs during tracing, the post-instruction exception
takes precedence. CP is set, and CT = 0 and can be traced. The kernel must check for
a trace condition using the stacked SR. The effective address field contains the
calculated effective address determined by the effective address field of the floating-
point instruction that caused the post-instruction exception.
CU is set for an access error with a pending exception for an unimplemented floating-
point instruction. Operation is the same as for the CP flag except the RTE fetches the
F-line exception vector. The effective address field contains the calculated effective
address determined by the effective address field of the unimplemented instruction.
When an unimplemented floating-point instruction is traced, the unimplemented
exception takes precedence, CU is set, and CT = 0. The kernel must check for a trace
condition using the stacked SR. If this condition is true, create the required stack frame
and jump directly to the trace handler.
CT is set for an access error with a pending trace exception. Operation is the same as
for the CP flag. When RTE is executed with CT set, the M68040 will move the words on
the stack an offset of $00–$0B from the current SP to offset $30–$3B, adjusting the
stack pointer by +$30. The M68040 changes the stack frame format to $2 before
fetching the trace exception vector and jumping directly to trace exception handling.
This stack adjustment creates the stack frame that normally would have been created
for the trace exception had the pending access not encountered a bus error.
CM is set if a data access encounters a bus error for a MOVEM. Since the MOVEM
operation can write over the memory location or registers used to calculate the effective
address, the M68040 internally saves the effective address after calculation. When
MOVEM encounters a bus error, a stack frame is created with CM set, and the effective
address field contains the calculated effective address for the instruction. When RTE is
executed, MOVEM restarts using the effective address on the stack (instead of
repeating the effective address calculate operation) if the address mode is PC relative
(mode = 111, register = 010 or 011) or indirect with index (mode = 110).
MA is set if an ATC fault occurs for second-page access that spans two pages in
memory.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
M68040 USER’S MANUAL
8- 25

Related parts for MC68040FE33A