MC68040FE33A Freescale Semiconductor, MC68040FE33A Datasheet - Page 32

• Manufacturer Part Number: MC68040FE33A
• Description: IC MICROPROCESSOR 32BIT 184-CQFP
• Manufacturer: Freescale Semiconductor

Specifications of MC68040FE33A

• Processor Type: M680x0 32-Bit
• Speed: 33MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 184-CQFP
• Package: 184CQFP
• Processor Series: M680xx
• Core: CPU32
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Lead Free Status / Rohs Status: Details

1.9 NOTATIONAL CONVENTIONS
Table 1-3 lists the notation conventions used throughout this manual unless otherwise
specified.
MOTOROLA
If <condition>
else <operations>
<operand>tested
then <operations>
sign-extended
<operand> 10
Ax, Ay
Dr, Dq
Dx, Dy
Rx, Ry
TRAP
STOP
Dh, Dl
<op>
MRn
BR
Dn
Du
Rn
ł ø
An
Dc
Xn
V
+
–
~
ø
Arithmetic addition or postincrement indicator.
Arithmetic subtraction or predecrement indicator.
Arithmetic multiplication.
Arithmetic division or conjunction symbol.
Invert; operand is logically complemented.
Logical AND
Logical OR
Logical exclusive OR
Source operand is moved to destination operand.
Two operands are exchanged.
Any double-operand operation.
Operand is compared to zero and the condition codes are set appropriately.
Equivalent to Format
ø (SSP); SSP – 2 ø SSP; (Vector) ø PC
Enter the stopped state, waiting for interrupts.
The operand is BCD; operations are performed in decimal.
Test the condition. If true, the operations after “then” are performed. If the condition is false
and the optional “else” clause is present, the operations after “else” are performed. If the
condition is false and else is omitted, the instruction performs no operation. Refer to the Bcc
instruction description as an example.
Any Address Register n (example: A3 is address register 3)
Source and destination address registers, respectively.
Base Register—An, PC, or suppressed.
Data register D7–D0, used during compare.
Data registers high- or low-order 32 bits of product.
Any Data Register n (example: D5 is data register 5)
Data register’s remainder or quotient of divide.
Data register D7–D0, used during update.
Source and destination data registers, respectively.
Any Memory Register n.
Any Address or Data Register
Any source and destination registers, respectively.
Index Register—An, Dn, or suppressed.
All bits of the upper portion are made equal to the high-order bit of the lower portion.
Freescale Semiconductor, Inc.
For More Information On This Product,
Table 1-3. Notational Conventions
Single- And Double-Operand Operations
Go to: www.freescale.com
M68040 USER’S MANUAL
Register Specification
Offset Word ø (SSP); SSP – 2 ø SSP; PC ø (SSP); SSP – 4 ø SSP; SR
Other Operations
1- 11