LFXP3C-3T100C Lattice, LFXP3C-3T100C Datasheet - Page 366
LFXP3C-3T100C
Manufacturer Part Number
LFXP3C-3T100C
Description
IC FPGA 3.1KLUTS 62I/O 100-TQFP
Manufacturer
Lattice
Datasheet
1.LFXP3C-3T100C.pdf
(397 pages)
Specifications of LFXP3C-3T100C
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP3C-3T100C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 366 of 397
- Download datasheet (10Mb)
Lattice Semiconductor
Table 18-3. Timing Arcs for Address and Command Signals
Figure 18-4. Timing Diagram for Address and Command Signals
Set-up Calculation
Therefore:
Isolating the board delays, we get:
Max Delay of Clock to DDR = t
Max Delays of command signals Data to DDR = t
To meet set up time at DDR memory, Clock Delay - Data Delay > 0
t
t
t
t
DDR_CLK
BDCTRL
BDCTRL
BDCTRL
command_signals
command_signals
At DDR Interface
pll_mclk (clkx)
t
- t
- t
- t
t
CCTRL
CCTRL
(max) + t
Symbol
BDC
BDC
BDC
t
At FPGA
BDCTRL
ddr_ad,
ddr_ad,
ddr_clk
CLK
(max)
< t
< 2.47 + 3.75 - 0.3 - 0.75 - 4.834
< 0.336 ns
(min)
DDR_CLK
BDC
+ t
Is the clock-to-out time for ddr_ad and command signals.
(Clock Path Delay - Feedback Path) + Data Path Delay
Is the clock-to-out time for ddr_ad and command signals.
(Clock Path Delay - Feedback Path) + Data Path Delay
Is the board delay of ddr_ad and command signals from
FPGA pins to DDR SDRAM pins.
(max) + t
CK
* 1/2 - t
t
DDR_CLK
DDR_CLK
CK
SKEW
+ t
* 1/2 - t
BDC
t
(max) + t
CCTRL
- t
DS
SKEW
- t
Description
t
BDCTRL
CCTRL
18-6
BDC
- t
CCTRL
t
DS
DS
+ t
t
(max) - t
SKEW
- t
CK
(max) + t
CCTRL
for the DDR SDRAM Controller IP Core
* 1/2 - t
BDCTRL
(max)
BDCTRL
SKEW
> 0
- t
t
SKEW
DS
Board Timing Guidelines
t
DH
4.834 ns
2.147 ns
ORCA4
—
Related parts for LFXP3C-3T100C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 62 IO 1.8/ 2.5/3.3V -3 Spd I
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 136 IO 1.8 /2.5/3.3V -3 Spd I
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 62 IO 1.8/ 2.5/3.3V -3 Spd I
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 136 IO 1.8 /2.5/3.3V -3 Spd
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 100 I/O 1.8/2.5/3.3V -3 Spd
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTS 136 I/O
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 100 I/O 1.8/2.5/3.3V -4 Spd
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTS 62 I/O
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 62 I/O 1.8/2.5/3.3V -4 Spd
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTS 62 I/O
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 100 I/O 1.8/2.5/3.3V IND
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA, 1.8V FLASH, INSTANT ON, SMD
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA LatticeXP Family 3000 Cells 320MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 208-Pin PQFP Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA LatticeXP Family 3000 Cells 320MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 144-Pin TQFP Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet: