STM32F407ZG STMicroelectronics, STM32F407ZG Datasheet - Page 114

no-image

STM32F407ZG

Manufacturer Part Number
STM32F407ZG
Description
High-performance and DSP with FPU, ARM Cortex-M4 MCU with 1 Mbyte Flash, 168 MHz CPU, Art Accelerator, Ethernet
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32F407ZG

Core
ARM 32-bit Cortex™-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator™) allowing 0-wait state execution from Flash memory, frequency up to 168 MHz, memory protection unit, 210 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1), and DSP instructions
3×12-bit, 2.4 Msps A/d Converters
up to 24 channels and 7.2 MSPS in triple interleaved mode
General-purpose Dma
16-stream DMA controller with FIFOs and burst support
Up To 17 Timers
up to twelve 16-bit and two 32-bit timers up to 168 MHz, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
10/100 Ethernet Mac With Dedicated Dma
supports IEEE 1588v2 hardware, MII/RMII
Rtc
subsecond accuracy, hardware calendar

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F407ZGT6
Manufacturer:
STM
Quantity:
168
Part Number:
STM32F407ZGT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F407ZGT6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM32F407ZGT6
Manufacturer:
ST
Quantity:
16 245
Part Number:
STM32F407ZGT6
0
Company:
Part Number:
STM32F407ZGT6
Quantity:
18 000
Part Number:
STM32F407ZGT6J
Manufacturer:
RENESAS
Quantity:
5 000
Part Number:
STM32F407ZGT7
Manufacturer:
ST
Quantity:
401
Part Number:
STM32F407ZGT7
Manufacturer:
ST
0
Part Number:
STM32F407ZGT7
0
Part Number:
STM32F407ZGTG
Manufacturer:
ST
0
Electrical characteristics
114/167
Figure 42. USB OTG FS timings: definition of data signal rise and fall time
Table 56.
1. Guaranteed by design, not tested in production.
2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB
Table 57.
1. Guaranteed by design, not tested in production.
2. TBD stands for “to be defined”.
f
USB FS interface
Frequency (first transition)
Frequency (steady state) ±500 ppm
Duty cycle (first transition)
Duty cycle (steady state) ±500 ppm
Time to reach the steady state frequency and
duty cycle after the first transition
Clock startup time after the
de-assertion of SuspendM
PHY preparation time after the first transition
of the input clock
HCLK
Symbol
V
Specification - Chapter 7 (version 2.0).
t
CRS
rfm
t
t
r
f
value to guarantee proper operation of
data lines
Differen tial
Rise time
Fall time
Rise/ fall time matching
Output signal crossover voltage
USB OTG FS electrical characteristics
USB FS clock timing parameters
V CRS
Parameter
V S S
(2)
(2)
Parameter
t f
8-bit ±10%
8-bit ±10%
Peripheral
Host
Doc ID 022152 Rev 2
Crossover
points
Driver characteristics
t r
F
F
D
D
T
T
T
T
START_8BIT
STEADY
STEADY
START_DEV
START_HOST
PREP
START_8BIT
STEADY
Symbol
Conditions
C
C
L
L
(1)(2)
-
= 50 pF
= 50 pF
(1)
t
r
/t
f
14.2
TBD
TBD
TBD
TBD
Min
STM32F405xx, STM32F407xx
-
-
-
-
Min
1.3
90
4
4
Nominal
TBD
TBD
TBD
TBD
-
-
-
-
Max
110
2.0
20
20
TBD
TBD
TBD
TBD
TBD
TBD
Max
ai14137
-
-
Unit
ns
ns
%
V
MHz
MHz
MHz
Unit
ms
ms
µs
%
%

Related parts for STM32F407ZG