STM8S103F3 STMicroelectronics, STM8S103F3 Datasheet - Page 83

no-image

STM8S103F3

Manufacturer Part Number
STM8S103F3
Description
Access line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data EEPROM
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM8S103F3

Program Memory
8 Kbytes Flash; data retention 20 years at 55 °C after 10 kcycles
Data Memory
640 bytes true data EEPROM; endurance 300 kcycles
Ram
1 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8S103F3
Manufacturer:
ST
0
Part Number:
STM8S103F3M3
Manufacturer:
ST
0
Part Number:
STM8S103F3M6
Manufacturer:
FSC
Quantity:
4 500
Part Number:
STM8S103F3M6
Manufacturer:
ST
0
Part Number:
STM8S103F3M6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8S103F3M6TR
Manufacturer:
SONY
Quantity:
12 500
Part Number:
STM8S103F3M6TR
Manufacturer:
ST
0
Part Number:
STM8S103F3M6TR
0
Part Number:
STM8S103F3P
Manufacturer:
ST
0
Part Number:
STM8S103F3P3
Manufacturer:
ON
Quantity:
3 206
Part Number:
STM8S103F3P3
Manufacturer:
STM
Quantity:
150
Part Number:
STM8S103F3P3
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8S103F3P3
0
Part Number:
STM8S103F3P3TR
Manufacturer:
STMicroelectronics
Quantity:
2 000
Part Number:
STM8S103F3P3TR
Manufacturer:
STM
Quantity:
10 262
Part Number:
STM8S103F3P3TR
0
Part Number:
STM8S103F3P6
Manufacturer:
ST
Quantity:
3 000
Part Number:
STM8S103F3P6
0
STM8S103K3 STM8S103F3 STM8S103F2
10.3.10
Symbol
t
t
C
(1)
(2)
(3)
low time
(4)
the undefined region of the falling edge of SCL
w(STO:ST A)
su(STO)
b
The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge
f
Data based on standard I
The maximum hold time of the start condition has only to be met if the interface does not stretch the
MASTER
Parameter
STOP condition setup time
STOP to START condition time
(bus free)
Capacitive load for each bus line
, must be at least 8 MHz to achieve max fast I
1. Measurement points are made at CMOS levels: 0.3 x VDD and 0.7 x VDD.
10-bit ADC characteristics
Subject to general operating conditions for V
Figure 41: Typical application with I
SDA
SCL
I
2
t
C bus
f(SDA)
2
C protocol requirement, not tested in production
t
h(STA)
START
4.7k
t
w(SCLH)
t
r(SDA)
V DD
t
w(SCLL)
4.7k
DocID15441 Rev 7
V DD
t
su(SDA)
Standard mode I
Min
t
r(SCL)
4.0
4.7
100
100
(2)
t
h(SDA)
t
f(SCL)
2
SDA
SCL
DD
C speed (400kHz)
, f
MASTER
STM8S
2
C bus and timing diagram
2
C
Max
, and T
400
(2)
t
su(STA)
A
t
su(STO)
Fast mode I
Min
unless otherwise specified.
Electrical characteristics
0.6
1.3
t
STOP
w(STO:STA)
(2)
REPEATED
START
Max
ai17490
400
START
2
C
(2)
(1)
Unit
μs
pF
83/113

Related parts for STM8S103F3