TX4939XBG-400 Toshiba, TX4939XBG-400 Datasheet - Page 104

no-image

TX4939XBG-400

Manufacturer Part Number
TX4939XBG-400
Description
Manufacturer
Toshiba
Datasheet

Specifications of TX4939XBG-400

Cpu Core
TX49/H4 90nm
Clock Mhz/max Mips
400/520
Inst./data Cache
32KB (4 Way)/32KB (4 Way)
Tlb
x
1cycle Mac
x
Volts (v)
1.25/2.5/3.3
Peripherals
DDR, NAND, ATA, ETHERNET, SECURITY, FPU, MMU, SPI, I2S, I2C, PCI, VIDEO, UART, TIMER, RTC
Companion Chip
TC86C001FG
Package
PGBA456

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TX4939XBG-400
Manufacturer:
NSC
Quantity:
872
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA
Quantity:
10 440
Part Number:
TX4939XBG-400
Manufacturer:
XILINX
0
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
CG
Rev. 3.1 November 1, 2005
Bit Field
31:18
17
16
15:14
13:12
11:8
7:6
5
4:0
FS[1:0]
FS=00
FS=00
FS=01
FS=01
FS=10
FS=10
FS=11
FS=11
Symbol
Reserved
MFRAC
MINTL
Reserved
FS [1:0]
RS [3:0]
IS [1:0]
C2S
ND [4:0]
FS=00, C 2S=H
FS=01, C 2S=H
FS=10, C 2S=H
FS=11, C 2S=H
FS=00, C 2S=L
FS=01, C 2S=L
FS=10, C 2S=L
FS=11, C 2S=L
Hi gh Li m i t
Low Li m i t
Figure 5-6 Frequency Selection related to FS[1:0] and C2S value
C2S=H
C2S=H
C2S=H
C2S=H
Description
Reserved
PLL Configuration (default value : MFRAC = 1, MINTL = 1)
{MFRAC, MINTL} defines PLL Configuration of the Audio Clock Generator.
MFRAC = 0, MINTL = 0: Audio Clock Generator is disabled
MFRAC = 0, MINTL = 1: PLL generates 451.584 MHz with "Integer N PLL" mode (CG=20 MHz)
MFRAC = 1, MINTL = 0: PLL operates simple X10 mode, 22.5792 MHz CG required.
MFRAC = 1, MINTL = 1: PLL generates 451.584 MHz with "Fractional N PLL" mode (CG=20 MHz)
Reserved
PLL frequency range select
This parameter has a relation ship with C2S input. Refer Table 5-11
PLL Low Pass Filter R2 selection
R2 will be the value of 2.4 + RS[3:0] x 1.2 (K ohm)
PLL Charge Pump Current (Ip) select
PLL VCO Performance Select
PLL Multiply factor
Multiplier is the value of ND [4:0] + 1.
C2S=L
C2S=L
C2S=L
C2S=L
10 M Hz
C2S
Table 5-10 Bit Field Definitions of MCLKOSC Register
88 M Hz
39 M Hz
FS=11,
C 2S=L
Table 5-11 Parameter FS[1:0] and C2S
No Output Divider
Output will be divided by 2
Output will be divided by 4
Output will be divided by 8
No Output Divider
Output will be divided by 2
Output will be divided by 4
Output will be divided by 8
125 M Hz
IS[1:0]
2’b00
2’b01
2’b10
2’b11
56 M Hz
FS=11,
C 2S=H
Fr equency Sel ect i on Char t
39 M Hz
175 M Hz
79 M Hz
FS=10,
C 2S=L
56 M Hz
Description
79 M Hz
5-10
88 M Hz
Description
Charge Pump Current will be X3 of 8 uA ( 24uA)
Charge Pump Current will be X2 of 8 uA ( 16uA)
Charge Pump Current will be X1 of 8 uA ( 8uA)
Disable Charge Pump
250 M Hz
113 M Hz
FS=10,
C 2S=H
113 M Hz
125 M Hz
100 M Hz
158 M Hz
175 M Hz
350 M Hz
158 M Hz
FS=01,
C 2S=L
225 M Hz
250 M Hz
500 M Hz
225 M Hz
315 M Hz
FS=01,
C 2S=H
350 M Hz
450 M Hz
Low Limit
450 MHz
315 MHz
225 MHz
158 MHz
113 MHz
500 M Hz
79 MHz
56 MHz
39 MHz
700 M Hz
315 M Hz
FS=00,
C 2S=L
700 M Hz
Toshiba RISC Processor
1, 000 M Hz
1, 000 M Hz
450 M Hz
FS=00,
C 2S=H
1, 000 M Hz
High Limit
1,000 MHz
700 MHz
500 MHz
350 MHz
250 MHz
175 MHz
125 MHz
88 MHz
TX4939
5
5
5
5

Related parts for TX4939XBG-400