TX4939XBG-400 Toshiba, TX4939XBG-400 Datasheet - Page 208

no-image

TX4939XBG-400

Manufacturer Part Number
TX4939XBG-400
Description
Manufacturer
Toshiba
Datasheet

Specifications of TX4939XBG-400

Cpu Core
TX49/H4 90nm
Clock Mhz/max Mips
400/520
Inst./data Cache
32KB (4 Way)/32KB (4 Way)
Tlb
x
1cycle Mac
x
Volts (v)
1.25/2.5/3.3
Peripherals
DDR, NAND, ATA, ETHERNET, SECURITY, FPU, MMU, SPI, I2S, I2C, PCI, VIDEO, UART, TIMER, RTC
Companion Chip
TC86C001FG
Package
PGBA456

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TX4939XBG-400
Manufacturer:
NSC
Quantity:
872
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA
Quantity:
10 440
Part Number:
TX4939XBG-400
Manufacturer:
XILINX
0
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
EBC
9.4.
Please take the following points into account when referring to the timing diagrams.
The clock frequency of the SYSCLK signal can be set to one of the following divisions of the internal bus clock (GBUSCLK):
1/3, 1/4, 1/5, or 1/6. Also, the operating reference clock frequency can be set to one of the following divisions of the internal
bus clock (GBUSCLK) for each channel: 1/3, 1/4, 1/5, or 1/6. (See 9.2.9.) The timing diagrams indicate the SYSCLK signal
clock frequency and channel operating reference clock frequency as being equivalent.
Both the BWE* signal and BE* signal are indicated in all timing diagrams. The setting of the Channel Control Register
(EBCCRn) determines whether the BWE* pin will function as BWE* or BE*.
All Burst cycles in the timing diagrams illustrate examples in which the address increases by increments of 1 starting from
0. However, cases where the CWF (Critical Word First) function of the TX49 core was used or the decrement burst function
performed by the DMA Controller was used are exceptions.
The timing diagrams display each clock cycle currently being accessed using the symbols described in the following table.
Rev. 3.1 November 1, 2005
Timing Diagrams
SWn
PWn
ASn
CSn
AHn
CHn
ESn
ACEn
Sn
Shaded areas in the diagrams are undefined values.
Normal Wait Cycles
Page Wait Cycles
Set-up Time from SHWT Address Validation to CE Fall
Set-up Time from SHWT CE Fall to OE/SWE Fall
Hold Time from SHWT CE Rise to Address Change
Hold Time from SHWT OE/SWE Rise to CE Rise
Synch Cycles of the External Input Signal
Address Clock Enable Cycles
Other Cycles
9-18
Toshiba RISC Processor
TX4939
9
9

Related parts for TX4939XBG-400