TX4939XBG-400 Toshiba, TX4939XBG-400 Datasheet - Page 368

no-image

TX4939XBG-400

Manufacturer Part Number
TX4939XBG-400
Description
Manufacturer
Toshiba
Datasheet

Specifications of TX4939XBG-400

Cpu Core
TX49/H4 90nm
Clock Mhz/max Mips
400/520
Inst./data Cache
32KB (4 Way)/32KB (4 Way)
Tlb
x
1cycle Mac
x
Volts (v)
1.25/2.5/3.3
Peripherals
DDR, NAND, ATA, ETHERNET, SECURITY, FPU, MMU, SPI, I2S, I2C, PCI, VIDEO, UART, TIMER, RTC
Companion Chip
TC86C001FG
Package
PGBA456

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TX4939XBG-400
Manufacturer:
NSC
Quantity:
872
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA
Quantity:
10 440
Part Number:
TX4939XBG-400
Manufacturer:
XILINX
0
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
PCIC
16.3. Detailed Explanation
16.3.1. Terminology Explanation
The following terms are used in this chapter.
Rev. 3.1 November 1, 2005
Initiator
Means the bus Master of the PCI Bus. The TX4939 operates as the initiator when it obtains the PCI Bus and issues
PCI access.
Target
Means the bus Slave of the PCI Bus. The TX4939 operates as the target when an external PCI device on the PCI
Bus executes PCI access to the TX4939.
Host Mode
One PCI Host device exists for one PCI Bus. The PCI Host device uses a PCI configuration space to perform PCI
configuration on other PCI devices on the PCI Bus. The TX4939 can be configured as Host Mode by boot
configuration. Please refer to Boot Configuration Chapter.
Satellite Mode
A PCI device other than the PCI Host device accepts configuration from the PCI Host device. With this mode, the
TX4939 will be used a PCI Adapter card. This state is referred to as the Satellite mode which can be configured
by boot configuration. Please refer to Boot Configuration Chapter.
PCI BOOT
In boot time, the TX49 CPU fetches instruction from GBUS physical address 0x0_1FC0_0000. In normal boot
mode, this GBUS memory space is mapped to the boot device on channel 0. In case of PCI BOOT mode, this
memory space mapped to the PCI memory space. So that the TX4939 system boot from the device that is
mapped such PCI memory space.
DWORD, QWORD
DWORD expresses 32-bit words, and QWORD expresses 64-bit words. According to conventions observed
regarding MIPS architecture, this manual uses the following expressions:
Byte: 8-bit
Half-word: 16-bit
Word: 32-bit
Double-word: 64-bit
16-4
Toshiba RISC Processor
TX4939
16
16

Related parts for TX4939XBG-400