TX4939XBG-400 Toshiba, TX4939XBG-400 Datasheet - Page 697

no-image

TX4939XBG-400

Manufacturer Part Number
TX4939XBG-400
Description
Manufacturer
Toshiba
Datasheet

Specifications of TX4939XBG-400

Cpu Core
TX49/H4 90nm
Clock Mhz/max Mips
400/520
Inst./data Cache
32KB (4 Way)/32KB (4 Way)
Tlb
x
1cycle Mac
x
Volts (v)
1.25/2.5/3.3
Peripherals
DDR, NAND, ATA, ETHERNET, SECURITY, FPU, MMU, SPI, I2S, I2C, PCI, VIDEO, UART, TIMER, RTC
Companion Chip
TC86C001FG
Package
PGBA456

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TX4939XBG-400
Manufacturer:
NSC
Quantity:
872
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA
Quantity:
10 440
Part Number:
TX4939XBG-400
Manufacturer:
XILINX
0
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
CRYPT
26.2.2.10. Context Index Register (cir)
26.2.2.11. Context Data Register (cdr)
In the Cipher controller, there are six Context register sets. In order to write to the context register set. Software must write
to the Context Index register which select a set (1-6) then write to the Context Data register 1 to Context Data register 9.
The Context Index register contains pointer to the Context Register set (1 to 6). When write to the Context Data register, it
will write to the Context Data Register which pointed by Context Index register.
Each context register set can be either for DES, AES or MD5/SHA1 register format. The controller samples des_ctrl[1:0] of
the context register set to know which format is this context register set for.
26.2.2.12. DES Context Data Register Format
Rev. 3.1 November 1, 2005
Offset
30h
38h
40h
48h
50h
58h
60h
68h
70h
Bit(s)
31:3
2:0
31:0
Bit(s)
Des_ctrl[1:0]
Width
[31:0]
[31:0]
[31:0]
[31:0]
[31:0]
[31:0]
[31:0]
[31:0]
[31:0]
Field
Cptr[2:0]
Cdata
2’b00
2’b01
2’b10
2’b11
Field
Name
des_key1l
des_key1u
des_key2l
des_key2u
des_key3l
des_key3u
des_idbusl
des_idbusu
des_ctrl
Configuration
DES format
AES format
MD5 format
SHA1 format
R/W
R/O
R/W
WO
R/W
Table 26-11 DES Context Data Register Format
Table 26-10 Context Data Register (cdr)
Default
0
0
Table 26-9 Context Index Register (cir)
0
Default
Description
Key 1 lower register
Key 1 upper register
Key 2 lower register
Key 2 upper register
Key 3 lower register
Key 3 upper register
[1:0]
[3:2]
[4]
[5]
[6]
[31:7] Reserved.
Des Initial lower value
Des Initial upper value
DES Control register
Description
Reserved
Context Index Pointer
3’b000 = no access
3’b001 = Context register set #1
…….
3’b110 = Context register set #6
3’b111 = no access
Context Data register
Engine select (0: DES, 1 :AES, 2: MD5, 3: SHA1)
Reserved
TDMS
CMS
DMS
26-7
( 1:
( 1:
( 1:
Triple DES,
CBC mode,
Decrypt,
Description
0: Single DES)
0:
0:
ECB mode)
Toshiba RISC Processor
Encrypt)
TX4939
26
26

Related parts for TX4939XBG-400