SMM151 SUMMIT Microelectronics, Inc:, SMM151 Datasheet - Page 18

• Manufacturer Part Number: SMM151
• Description: Single-channel Voltage/current Monitors And Voltage Marginers
• Manufacturer: SUMMIT Microelectronics, Inc:

SERIAL INTERFACE
Access to the configuration registers, general-purpose
memory and command and status registers is carried
out over an industry standard 2-wire serial interface
(I
clock input. Data is clocked in on the rising edge of
SCL and clocked out on the falling edge of SCL. All
data transfers begin with the most significant bit
(MSB). During data transfers SDA must remain stable
while SCL is high. Data is transferred in 8-bit packets
with an intervening clock period in which an
Acknowledge is provided by the device receiving data
(SMM151). The SCL high period (t
generating Start and Stop conditions that precede and
end most transactions on the serial bus. A high-to-low
transition of SDA while SCL is high is considered a
Start condition while a low-to-high transition of SDA
while SCL is high is considered a Stop condition.
The interface protocol allows operation of multiple
devices and types of devices on a single bus through
unique device addressing.
comprised of a 4-bit device type identifier (slave
address) and a unique (three-state) 3-bit bus address.
The remaining bit indicates either a read or a write
operation. Refer to Table 1 for a description of the
address bytes used by the SMM151/152. Refer to
Table 2 for an example of the unique address handling
of the SMM151/152.
The device type identifier for the memory array, the
configuration registers and the command and status
registers are accessible with the same slave address.
It can be set using the address pins as described in
Table 2.
The bus address bits A[2:0] are hard wired only
through address pins 2, 4 and 6 (A2, A1 and A0
respectively) or may be left open (Z) to allow for a total
of 21 distinct device addresses.
accessed in the address byte of the serial data stream
must match the setting on the SMM151 address pins.
Summit Microelectronics, Inc
I
2
2
C). SDA is a bi-directional data line and SCL is a
C PROGRAMMING INFORMATION
The address byte is
The bus address
HIGH
) is used for
2131 3.0 1/20/2010
18
WRITE
Writing to the memory or configuration registers is
illustrated in Figures 10, 11, 12, 14, 15 and 17. A Start
condition followed by the address byte is provided by
the host I
Acknowledge; the host then responds by sending the
memory address pointer or configuration register
address pointer; the SMM151/152 respond with an
acknowledge; the host then clocks in one byte of data.
For memory and configuration register writes, up to 15
additional bytes of data can be clocked in by the host
to write to consecutive addresses within the same
page. After the last byte is clocked in and the host
receives an Acknowledge, a Stop condition must be
issued to initiate the nonvolatile write operation.
READ
The address pointer for the configuration registers,
memory, command and status registers and ADC
registers must be set before data can be read from the
SMM151. This is accomplished by issuing a dummy
write command, which is simply a write command that
is not followed by a Stop condition. The dummy write
command sets the address from which data is read.
After the dummy write command is issued, a Start
command followed by the address byte is sent from
the host. The host then waits for an Acknowledge and
then begins clocking data out of the slave device
(SMM151/2). The first byte read is data from the
address pointer set during the dummy write command.
Additional bytes can be clocked out of consecutive
addresses with the host providing an Acknowledge
after each byte. After the data is read from the desired
registers, the read operation is terminated by the host
holding SDA high during the Acknowledge clock cycle
and then issuing a Stop condition. Refer to Figures 13,
16 and 18 for an illustration of the read sequence.
WRITE PROTECTION
The SMM151/152 power up into a write protected
mode. Writing a code to the volatile write protection
register (write only) can disable the write protection.
The write protection register is located at address
38
in Figure 10.
Writing 0101
register allows writes to the general-purpose memory
while writing 0101
configuration registers. Write protection isre-enabled
by writing other codes (not 0101
protection register.
HEX
. Writing to the write protection register is shown
2
C controller; the SMM151 responds with an
BIN
to bits [7:4] of the write protection
BIN
to bits [3:0] allow writes to the
SMM151/152
BIN
) to the write