ISL6266AEVAL1Z Intersil, ISL6266AEVAL1Z Datasheet
ISL6266AEVAL1Z
Specifications of ISL6266AEVAL1Z
Related parts for ISL6266AEVAL1Z
ISL6266AEVAL1Z Summary of contents
Page 1
... Ld 7x7 QFN L48.7x7 ISL6266 HRZ -10 to +100 48 Ld 7x7 QFN L48.7x7 ISL6266A HRZ -10 to +100 48 Ld 7x7 QFN L48.7x7 ISL6266A IRZ -40 to +100 48 Ld 7x7 QFN L48.7x7 | Intersil (and design registered trademark of Intersil Americas Inc. 3 Technology™ trademark of Intersil Americas Inc. PKG. DWG. # ...
Page 2
Pinout 1 PGOOD 2 PSI# 3 PMON 4 RBIAS VR_TT NTC 7 SOFT 8 OCSET VW 9 COMP FB2 12 2 ISL6266, ISL6266A ISL6266, ISL6266A (48 LD 7x7 QFN) TOP VIEW ...
Page 3
... Thermal Resistance (Typical) QFN Package (Notes 1, 2 Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . +150°C Maximum Storage Temperature Range . . . . . . . . . -65°C to +150°C Pb-free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp Recommended Operating Conditions Supply Voltage, V Battery Voltage, V Ambient Temperature . . . . . . . . . . . . . . . . . . . . . . -40°C to +100°C Junction Temperature . . . . . . . . . . . . . . . . . . . . . . -40°C to +125°C = -40° ...
Page 4
Electrical Specifications PARAMETER CHANNEL FREQUENCY Nominal Channel Frequency Adjustment Range AMPLIFIERS Droop Amplifier Offset Error Amp DC Gain Error Amp Gain-Bandwidth Product Error Amp Slew Rate FB Input Current ISEN Imbalance Voltage Input Bias Current ...
Page 5
Electrical Specifications PARAMETER LGATE Turn-on Propagation Delay ISL6266AHRZ ISL6266AIRZ BOOTSTRAP DIODE Forward Voltage Leakage POWER GOOD and PROTECTION MONITOR PGOOD Low Voltage PGOOD Leakage Current PGOOD Delay Overvoltage Threshold Severe Overvoltage Threshold OCSET Reference Current ...
Page 6
Electrical Specifications PARAMETER PMON Sourcing Current PMON Sinking Current Maximum Current Sinking Capability PMON Impedance CLK_EN# OUTPUT LEVELS CLK_EN# High Output Voltage CLK_EN# Low Output Voltage NOTES: 3. Limits established by characterization and are not ...
Page 7
Functional Pin Description PGOOD 1 PSI PMON RBIAS 4 VR_TT NTC 7 SOFT 8 OCSET VW 9 COMP FB2 12 7 ISL6266, ISL6266A GND ...
Page 8
PGOOD - Power good open-drain output. Connect externally with 680Ω to VCCP or 1.9kΩ to 3.3V. PSI# - Current indicator input. When asserted low, indicates a reduced load-current condition and initiates single-phase operation. PMON - Analog output. PMON is proportional ...
Page 9
Functional Block Diagram 6µA 54µA PVCC PVCC VDD 1.2V VIN VIN ISEN2 CURRENT BALANCE ISEN1 3V3 PGOOD PGOOD MONITOR CLK_EN# AND LOGIC P FLT GOOD FAULT AND PGOOD LOGIC RBIAS DAC FIGURE 1. SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM OF ISL6266, ISL6266A ...
Page 10
Typical Performance Curves 100 12. 19. (A) OUT FIGURE 2. ACTIVE MODE EFFICIENCY, 2-PHASE, CCM, ...
Page 11
Typical Performance Curves VR_ON V SOFT FIGURE 8. SOFT-START WAVEFORM SHOWING SLEW RATE OF 2.5mV/µs AT VID = 1V, I CLK_EN# IMVP-6_PWRGD V @ 1.15V OUT FIGURE 10. SOFT-START WAVEFORM SHOWING CLK_EN# AND IMVP-6 PGOOD VR_ON FIGURE 12. NRUSH CURRENT ...
Page 12
Typical Performance Curves FIGURE 14. LOAD STEP-UP RESPONSE AT THE CPU SOCKET MPGA479, 35A LOAD STEP @ 1000A/µs, 2-PHASE CCM VID3 V OUT FIGURE 16. VID3 CHANGE OF 010X000 FROM 1V TO 1.1V WITH DPRSLPVR = 0, DPRSTP ...
Page 13
Typical Performance Curves DPRSLPVR/PSI FIGURE 20. C4 ENTRY WITH VID CHANGE 0011X00 FROM 1.2V TO 1.15V 2A, TRANSITION OF LOAD 2-CCM TO 1-DCM, PSI# TOGGLE FROM WITH DPRSLPVR FROM DPRSLPVR V OUT ...
Page 14
Typical Performance Curves V OUT PMON UNFILTERED PMON FILTERED FIGURE 26. VID = 1.15V, LOAD TRANSIENT 36A WITH INTEL VTT TOOL, 1kHz RATE, 50% DUTY CYCLE FIGURE 28. VID = 1.15V, LOAD RELEASE FROM ...
Page 15
Simplified Coupled Inductor Application Circuit for DCR Current Sensing VR_TT VID<0:6> DPRSTP# DPRSLPVR PSI# CLK_ENABLE# VR_ON IMVP-6_PWRGD REMOTE SENSE ...
Page 16
Simplified Application Circuit for DCR Current Sensing VR_TT VID<0:6> DPRSTP# DPRSLPVR PSI# CLK_ENABLE# VR_ON IMVP-6_PWRGD REMOTE SENSE FSET C ...
Page 17
Simplified Application Circuit for Resistive Current Sensing VR_TT VID<0:6> DPRSTP# DPRSLPVR PSI# CLK_ENABLE# VR_ON IMVP-6_PWRGD REMOTE SENSE FSET C ...
Page 18
... DCM-mode operation. 3 The heart of the ISL6266A is R Technology™, Intersil’s Robust Ripple Regulator modulator. The R combines the best features of fixed frequency PWM and hysteretic PWM while eliminating many of their shortcomings. The ISL6266A modulator internally ...
Page 19
VO´ high-bandwidth analog of the total inductor current. This voltage is used as an input to a differential amplifier to achieve the IMVP-6+ load line, and also as the input to the overcurrent protection ...
Page 20
... Deeper Sleep to Active mode, holding DPRSLPVR LOW results in maximum dV/dt. Therefore, the ISL6266A is IMVP-6+ compliant for DPRSTP# and DPRSLPVR logic. Intersil result, high-speed input voltage steps do not result in significant output voltage perturbations. In response to load current step increases, the ISL6266A will transiently raise the switching frequency so that response time is decreased and current is shared by two channels ...
Page 21
Overcurrent protection is tied to the voltage droop, which is determined by the resistors selected as described in “Component Selection and Application” on page 22. After the load-line is set, the OCSET resistor can be selected to detect overcurrent at ...
Page 22
The ISL6266 continues to turn on the lower MOSFET for the inactive channel to deplete the induced field with minimum power loss. Component Selection and Application Soft-Start and Mode Change Slew Rates The ISL6266A uses two slew rates ...
Page 23
... Empirical fine tuning may be necessary to achieve the actual frequency target. In and addition, droop amplifier gain may slightly affect the SS_SENSE switching frequency. Equation 7 is derived using the droop gain seen on the ISL6266AEVAL1Z REV A evaluation board. I PHASE1 Vdcr 1 ...
Page 24
For 300kHz operation suggested to be 9.53kΩ. In FSET discontinuous conduction mode (DCM), the ISL6266A runs in period stretching mode. The switching frequency is dependent on the load current level. In general, lighter loads will produce lower switching ...
Page 25
NTC resistance to its R NTC nominal value. Most data sheets of the NTC thermistor give the normalized resistor value based on its value at +25°C. Once the NTC thermistor resistor is ...
Page 26
R is typically 1Ω to 10Ω. This resistor is used to tie the O outputs of all channels together and thus create a summed average of the local CORE voltage output. R through an understanding of both the DC and ...
Page 27
... To reduce the mismatch, multiply both R and R by the appropriate factor. The appropriate drp1 drp2 factor in this example is 1404/853 = 1.65. In summary, the predicted load line with the designed droop network parameters based on the Intersil design tool is shown in Figure 41. 2.25 2.20 2.15 2.10 2.05 0 ...
Page 28
... If the PC board trace resistance from the inductor to the microprocessor are significantly different between two phases, the current will not be balanced perfectly. Intersil has a proprietary method to achieve the perfect current sharing in cases of severely imbalanced layouts. 28 ...
Page 29
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...
Page 30
Package Outline Drawing L48.7x7 48 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 4, 10/06 7.00 6 PIN 1 INDEX AREA (4X) 0.15 TOP VIEW ( TYP ) ( TYPICAL RECOMMENDED LAND PATTERN 30 ...