MC10ELT21 ON Semiconductor, MC10ELT21 Datasheet

no-image

MC10ELT21

Manufacturer Part Number
MC10ELT21
Description
Differential PECL to TTL Translator
Manufacturer
ON Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC10ELT21
Manufacturer:
IDT
Quantity:
100
Part Number:
MC10ELT21D
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC10ELT21D
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC10ELT21DR2G
Manufacturer:
ON Semiconductor
Quantity:
950
Part Number:
MC10ELT21DR2G
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
MC10ELT21DTG
Manufacturer:
ON Semiconductor
Quantity:
95
MC10ELT21, MC100ELT21
5 V Differential PECL to
TTL Translator
Description
Because PECL (Positive ECL) levels are used, only +5 V and ground
are required. The small outline 8-lead package and the single gate of
the ELT21 makes it ideal for those applications where space,
performance and low power are at a premium.
this device only. For single-ended input conditions, the unused
differential input is connected to V
V
and V
to 0.5 mA. When not used, V
Features
© Semiconductor Components Industries, LLC, 2006
December, 2006 − Rev. 11
BB
The MC10ELT/100ELT21 is a differential PECL to TTL translator.
The V
The 100 Series contains temperature compensation.
3.5 ns Typical Propagation Delay
24 mA TTL Output
Flow Through Pinouts
Operating Range: V
Q Output Will Default LOW with Inputs Left Open or < 1.3 V
Pb−Free Packages are Available
may also rebias AC coupled inputs. When used, decouple V
CC
BB
via a 0.01 mF capacitor and limit current sourcing or sinking
pin, an internally generated voltage supply, is available to
CC
= 4.75 V to 5.25 V with GND = 0 V
BB
should be left open.
BB
as a switching reference voltage.
1
BB
See detailed ordering and shipping information in the package
dimensions section on page 5 of this data sheet.
CASE 506AA
MN SUFFIX
CASE 948R
DT SUFFIX
CASE 751
D SUFFIX
H
K
5C
2Q
M
TSSOP−8
*For additional marking information, refer to
8
(Note: Microdot may be in either location)
SOIC−8
Application Note AND8002/D.
DFN8
8
= MC10
= MC100
= MC10
= MC100
= Date Code
1
ORDERING INFORMATION
1
http://onsemi.com
8
1
8
1
MARKING DIAGRAMS*
ALYWG
HT21
A
L
Y
W
G
Publication Order Number:
1
HLT21
ALYW
G
G
4
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
8
1
MC10ELT21/D
8
1
KLT21
ALYW
ALYWG
1
KT21
G
G
4

Related parts for MC10ELT21

MC10ELT21 Summary of contents

Page 1

... MC10ELT21, MC100ELT21 5 V Differential PECL to TTL Translator Description The MC10ELT/100ELT21 is a differential PECL to TTL translator. Because PECL (Positive ECL) levels are used, only +5 V and ground are required. The small outline 8-lead package and the single gate of the ELT21 makes it ideal for those applications where space, performance and low power are at a premium ...

Page 2

NC 1 TTL D0 2 PECL Figure 1. 8−Lead Pinout and Logic Diagram (Top View) Table 2. ATTRIBUTES Internal Input Pulldown Resistor Internal Input Pullup Resistor ESD Protection Moisture Sensitivity, Indefinite Time Out of Drypack ...

Page 3

Table 4. 10ELT SERIES PECL INPUT DC CHARACTERISTICS Symbol Characteristic V Input HIGH Voltage (Single−Ended Input LOW Voltage (Single−Ended Output Voltage Reference BB V Input HIGH Voltage Common Mode Range IHCMR (Differential Configuration) (Note 3) I ...

Page 4

AC CHARACTERISTICS 5.25 V; GND = 0.0 V (Note 7) CC Symbol Characteristic f Maximum Toggle Frequency max t Random Clock Jitter (RMS) JITTER t Propagation Delay @ 1.5 V PLH t Propagation Delay @ ...

Page 5

... ORDERING INFORMATION Device MC10ELT21D MC10ELT21DG MC10ELT21DR2 MC10ELT21DR2G MC10ELT21DT MC10ELT21DTG MC10ELT21DTR2 MC10ELT21DTR2G MC10ELT21MNR4 MC10ELT21MNR4G MC100ELT21D MC100ELT21DG MC100ELT21DR2 MC100ELT21DR2G MC100ELT21DT MC100ELT21DTG MC100ELT21DTR2 MC100ELT21DTR2G MC100ELT21MNR4 MC100ELT21MNR4G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D ...

Page 6

... C SEATING PLANE −Z− 0.25 (0.010 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS SOIC−8 NB CASE 751−07 ISSUE 0.10 (0.004) ...

Page 7

K 8x REF 0.10 (0.004) 0.15 (0.006 L −U− PIN 1 IDENT 0.15 (0.006 −V− C 0.10 (0.004) D −T− SEATING G PLANE PACKAGE DIMENSIONS TSSOP−8 ...

Page 8

... COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. MILLIMETERS DIM MIN MAX A 0.80 1.00 A1 0.00 0.05 A3 0.20 REF b 0.20 0.30 D 2.00 BSC D2 1.10 1.30 E 2.00 BSC E2 0.70 0.90 e 0.50 BSC K 0.20 −−− L 0.25 0.35 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative MC10ELT21/D ...

Related keywords