mc74lcx74 ON Semiconductor, mc74lcx74 Datasheet

no-image

mc74lcx74

Manufacturer Part Number
mc74lcx74
Description
Low-voltage Cmos Dual D-type Flip-flop
Manufacturer
ON Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mc74lcx74DR2G
Quantity:
7 500
Part Number:
mc74lcx74DTG
Manufacturer:
GORE
Quantity:
7 423
Company:
Part Number:
mc74lcx74DTG
Quantity:
278
Part Number:
mc74lcx74DTR2G
Manufacturer:
ON Semiconductor
Quantity:
1 450
Part Number:
mc74lcx74DTR2G(LCX74)
Manufacturer:
ITS
Quantity:
6
Part Number:
mc74lcx74M13TR
Manufacturer:
ST
0
MC74LCX74
Low−Voltage CMOS Dual
D−Type Flip−Flop
With 5 V−Tolerant Inputs
with asynchronous clear and set inputs and complementary (O, O)
outputs. It operates from a 2.3 to 3.6 V supply. High impedance TTL
compatible inputs significantly reduce current loading to input drivers
while TTL compatible outputs offer improved switching noise
performance. A V
to be safely driven from 5.0 V devices.
individual D−type inputs. The flip−flop will store the state of
individual D inputs, that meet the setup and hold time requirements, on
the LOW−to−HIGH Clock (CP) transition.
Features
*For additional information on our Pb−Free strategy and soldering details, please
May, 2005 − Rev. 5
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
The MC74LCX74 is a high performance, dual D−type flip−flop
The MC74LCX74 consists of 2 edge−triggered flip−flops with
Substantially Reduces System Power Requirements
Designed for 2.3 V to 3.6 V V
5.0 V Tolerant Inputs − Interface Capability With 5.0 V TTL Logic
LVTTL Compatible
LVCMOS Compatible
24 mA Balanced Output Sink and Source Capability
Near Zero Static Supply Current in All Three Logic States (10 mA)
Latchup Performance Exceeds 500 mA
ESD Performance:
Pb−Free Packages are Available*
Semiconductor Components Industries, LLC, 2005
I
specification of 5.5 V allows MC74LCX74 inputs
Human Body Model >2000 V
Machine Model >200 V
CC
Operation
1
14
See detailed ordering and shipping information in the package
dimensions section on page 3 of this data sheet.
14
14
1
1
A
L, WL
Y, YY
W, WW
G
G
(Note: Microdot may be in either location)
1
ORDERING INFORMATION
http://onsemi.com
CASE 948G
CASE 751A
DT SUFFIX
SOEIAJ−14
TSSOP−14
M SUFFIX
CASE 965
D SUFFIX
SOIC−14
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
= Pb−Free Package
Publication Order Number:
14
1
14
1
DIAGRAMS
14
MARKING
1
MC74LCX74/D
74LCX74
AWLYWW
ALYWG
LCX74G
ALYWG
LCX
74
G

Related parts for mc74lcx74

mc74lcx74 Summary of contents

Page 1

... Low−Voltage CMOS Dual D−Type Flip−Flop With 5 V−Tolerant Inputs The MC74LCX74 is a high performance, dual D−type flip−flop with asynchronous clear and set inputs and complementary (O, O) outputs. It operates from a 2.3 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance ...

Page 2

... Low Voltage Level One Setup Time Prior to the Low−to−High Clock Transition Change X = High or Low Voltage Level and Transitions are Acceptable = Low−to−High Transition = Not a Low−to−High Transition For I reasons, DO NOT FLOAT Inputs CC MC74LCX74 4 SD1 CP1 O2 9 ...

Page 3

... ORDERING INFORMATION Device MC74LCX74D MC74LCX74DG MC74LCX74DR2 MC74LCX74DR2G MC74LCX74DT MC74LCX74DTG MC74LCX74DTR2 MC74LCX74DTR2G MC74LCX74MEL MC74LCX74MELG †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *This package is inherently Pb−Free. MC74LCX74 Value −0.5 to +7.0 − ...

Page 4

... OSLH 3. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH−to−LOW (t guaranteed by design. MC74LCX74 Condition 2 2 ...

Page 5

... Symbol Parameter C Input Capacitance IN C Output Capacitance OUT C Power Dissipation Capacitance PD Dn CPn On, On WAVEFORM 1 − PROPAGATION DELAYS, SETUP AND HOLD TIMES SDn CDn On On MC74LCX74 Condition ...

Page 6

... MC74LCX74 SDn, CDn CPn WAVEFORM 3 − RECOVERY TIME 2.5 ns from 10 MHz CPn Vmi SDn, CDn, CPn Vmi WAVEFORM 4 − PULSE WIDTH 2.5 ns (or fast as required) from 10 Output requirements: V Symbol 3 0.3 V Vmi 1.5 V Vmo 1.5 V Figure 3. AC Waveforms (Continued) ...

Page 7

... L PIN 1 IDENT. 1 0.15 (0.006 −V− C 0.10 (0.004) SEATING −T− PLANE MC74LCX74 PACKAGE DIMENSIONS SOIC−14 D SUFFIX CASE 751A−03 ISSUE 0.25 (0.010 TSSOP−14 DT SUFFIX CASE 948G−01 ...

Page 8

... BSC H 7.40 8.20 0.291 0.323 E L 0.50 0.85 0.020 0.033 L 1.10 1.50 0.043 0.059 0.70 0.90 0.028 0.035 1 Z −−− 1.42 −−− 0.056 ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder For additional information, please contact your local Sales Representative. MC74LCX74/D ...

Related keywords