AT89C5122D-PSTUM Atmel, AT89C5122D-PSTUM Datasheet - Page 180
AT89C5122D-PSTUM
Manufacturer Part Number
AT89C5122D-PSTUM
Description
IC 8051 MCU FLASH 32K 64QFN
Manufacturer
Atmel
Series
89Cr
Datasheet
1.AT89C5122D-PSTUM.pdf
(208 pages)
Specifications of AT89C5122D-PSTUM
Core Processor
8051
Core Size
8-Bit
Speed
48MHz
Connectivity
SmartCard, SPI, UART/USART, USB
Peripherals
LED, POR, WDT
Number Of I /o
46
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-QFN
For Use With
AT89STK-10 - KIT EVAL APPL MASS STORAGEAT89STK-03 - KIT STARTER FOR MCU AT8XC5122/23
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
- Current page: 180 of 208
- Download datasheet (3Mb)
USB Interface
Suspend
Resume
180
AT83R5122, AT8xC5122/23
The Suspend state can be detected by the USB controller if all the clocks are enabled
and if the USB controller is enabled. The bit SPINT is set by hardware when an idle
state is detected for more than 3 ms. This triggers a USB interrupt if enabled.
In order to reduce current consumption, the firmware can put the USB PAD in idle mode,
stop the clocks and put the C51 in Idle or Power-down mode. The Resume detection is
still active.
The USB PAD is put in idle mode when the firmware clear the SPINT bit. In order to
avoid a new suspend detection 3ms later, the firmware has to disable the USB clock
input using the SUSPCLK bit in the USBCON Register. The USB PAD automatically
exits of idle mode when a wake-up event is detected.
The stop of the 48 MHz clock from the PLL should be done in the following order:
1. Disable of the 48 MHz clock input of the USB controller by setting to 1 the SUS-
2. If CPU clock is fed from PLL, the on-chip oscillator must be selected to fed the
3. Disable the PLL by clearing the PLLEN bit in the PLLCON register.
When the USB controller is in Suspend state, the Resume detection is active even if all
the clocks are disabled and if the C51 is in Idle or Power-down mode. The WUPCPU bit
is set by hardware when a non-idle state occurs on the USB bus. This triggers an inter-
rupt if enabled. This interrupt wakes up the CPU from its Idle or Power-down state and
the interrupt function is then executed. The firmware will first enable the 48 MHz gener-
ation and then reset to 0 the SUSPCLK bit in the USBCON register if needed.
The firmware has to clear the SPINT bit in the USBINT register before any other USB
operation in order to wake up the USB controller from its Suspend mode.
The USB controller is then re-activated.
PCLK bit in the USBCON register.
CPU clock.
4202F–SCR–07/2008
Related parts for AT89C5122D-PSTUM
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC 8051 MCU 32K CRAM USB 64-VQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC 8051 MCU W/SMART CARD 64VQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC 8051 MCU FLASH 32K 64VQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU 80C51 W/SMART CARD 64VQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC 8051 MCU FLASH 32K 28PLCC
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MICROCONTROLLER WITH USB AND SMART CARD READER INTERFACES
Manufacturer:
ATMEL [ATMEL Corporation]
Datasheet:
Part Number:
Description:
KIT STARTER FOR MCU AT8XC5122/23
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MICRO CTRL 24MHZ 44TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MICRO CTRL 24MHZ 44PLCC
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MICRO CTRL 24MHZ 44PLCC
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MICRO CTRL 24MHZ 40DIP
Manufacturer:
Atmel
Datasheet: