PXAG30KBA,512 NXP Semiconductors, PXAG30KBA,512 Datasheet - Page 11

IC XA MCU 16BIT ROMLESS 44-PLCC

PXAG30KBA,512

Manufacturer Part Number
PXAG30KBA,512
Description
IC XA MCU 16BIT ROMLESS 44-PLCC
Manufacturer
NXP Semiconductors
Series
XAr
Datasheet

Specifications of PXAG30KBA,512

Core Processor
XA
Core Size
16-Bit
Speed
30MHz
Connectivity
UART/USART
Peripherals
PWM, WDT
Number Of I /o
32
Program Memory Type
ROMless
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
44-PLCC
Processor Series
PXAG3x
Core
80C51
Data Bus Width
16 bit
Data Ram Size
512 B
Interface Type
UART
Maximum Clock Frequency
30 MHz
Number Of Programmable I/os
32
Number Of Timers
3
Operating Supply Voltage
2.7 V to 5.5 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Lead Free Status / Rohs Status
 Details
Other names
568-4340-5
935270580512
PXAG30KBA
PXAG30KBA

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PXAG30KBA,512
Manufacturer:
NXP
Quantity:
800
Part Number:
PXAG30KBA,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
PXAG30KBA,512
Manufacturer:
NXP
Quantity:
18 000
Part Number:
PXAG30KBA,512
Manufacturer:
NXP
Quantity:
2 000
Company:
Part Number:
PXAG30KBA,512
Quantity:
67
Philips Semiconductors
New Enhanced Mode 0
For timers T0 or T1 the 13-bit count mode on the 80C51 (current
Mode 0) has been replaced in the XA with a 16-bit auto-reload
mode. Four additional 8-bit data registers (two per timer: RTHn and
RTLn) are created to hold the auto-reload values. In this mode, the
TH overflow will set the TF flag in the TCON register and cause both
the TL and TH counters to be loaded from the RTL and RTH
registers respectively.
These new SFRs will also be used to hold the TL reload data in the
8-bit auto-reload mode (Mode 2) instead of TH.
The overflow rate for Timer 0 or Timer 1 in Mode 0 may be
calculated as follows:
where N = the TCLK prescaler value: 4 (default), 16, or 64.
Mode 1
Mode 1 is the 16-bit non-auto reload mode.
Mode 2
Mode 2 configures the Timer register as an 8-bit Counter (TLn) with
automatic reload. Overflow from TLn not only sets TFn, but also
reloads TLn with the contents of RTLn, which is preset by software.
The reload leaves THn unchanged.
2002 Mar 25
XA 16-bit microcontroller family
512 B RAM, watchdog, 2 UARTs
TCON
Bit Addressable
Reset Value: 00H
Timer_Rate = Osc / (N * (65536 – Timer_Reload_Value))
BIT
TCON.7
TCON.6
TCON.5
TCON.4
TCON.3
TCON.2
TCON.1
TCON.0
Address:410
SYMBOL
TF1
TR1
TF0
TR0
IE1
IT1
IE0
IT0
FUNCTION
Timer 1 overflow flag. Set by hardware on Timer/Counter overflow.
This flag will not be set if T1OE (TSTAT.2) is set.
Cleared by hardware when processor vectors to interrupt routine, or by clearing the bit in software.
Timer 1 Run control bit. Set/cleared by software to turn Timer/Counter 1 on/off.
Timer 0 overflow flag. Set by hardware on Timer/Counter overflow.
This flag will not be set if T0OE (TSTAT.0) is set.
Cleared by hardware when processor vectors to interrupt routine, or by clearing the bit in software.
Timer 0 Run control bit. Set/cleared by software to turn Timer/Counter 0 on/off.
Interrupt 1 Edge flag. Set by hardware when external interrupt edge detected.
Cleared when interrupt processed.
Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered
external interrupts.
Interrupt 0 Edge flag. Set by hardware when external interrupt edge detected.
Cleared when interrupt processed.
Interrupt 0 Type control bit. Set/cleared by software to specify falling edge/low level
triggered external interrupts.
MSB
TF1
Figure 3. Timer/Counter Control (TCON) Register
TR1
TF0
9
TR0
Mode 2 operation is the same for Timer/Counter 0.
The overflow rate for Timer 0 or Timer 1 in Mode 2 may be
calculated as follows:
where N = the TCLK prescaler value: 4, 16, or 64.
Mode 3
Timer 1 in Mode 3 simply holds its count. The effect is the same as
setting TR1 = 0.
Timer 0 in Mode 3 establishes TL0 and TH0 as two separate
counters. TL0 uses the Timer 0 control bits: C/T, GATE, TR0, INT0,
and TF0. TH0 is locked into a timer function and takes over the use
of TR1 and TF1 from Timer 1. Thus, TH0 now controls the “Timer 1”
interrupt.
Mode 3 is provided for applications requiring an extra 8-bit timer.
When Timer 0 is in Mode 3, Timer 1 can be turned on and off by
switching it out of and into its own Mode 3, or can still be used by
the serial port as a baud rate generator, or in fact, in any application
not requiring an interrupt.
Timer_Rate = Osc / (N * (256 – Timer_Reload_Value))
IE1
IT1
IE0
IT0
LSB
SU00604C
XA-G30
Product data

Related parts for PXAG30KBA,512