M30800SAGP-BL#U5 Renesas Electronics America, M30800SAGP-BL#U5 Datasheet - Page 219
![IC M32C/80 MCU ROMLESS 100LQFP](/photos/12/19/121989/m30800sagp-bl_u_sml.jpg)
M30800SAGP-BL#U5
Manufacturer Part Number
M30800SAGP-BL#U5
Description
IC M32C/80 MCU ROMLESS 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheet
1.M30800SAGP-BLU5.pdf
(354 pages)
Specifications of M30800SAGP-BL#U5
Core Processor
M16C/80
Core Size
16-Bit
Speed
20MHz
Connectivity
I²C, IEBus, SIO, UART/USART
Peripherals
DMA, WDT
Number Of I /o
45
Program Memory Type
ROMless
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
For Use With
R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 219 of 354
- Download datasheet (3Mb)
M
R
R
e
E
3
. v
J
2
0
C
16.3.3 Arbitration
16.3.4 Transfer Clock
16.3.5 SDA Output
1
9
8 /
0 .
B
The ABC bit in the UiSMR register (i=0 to 4) determines an update timing for the ABT bit in the UiRB
register. On the rising edge of the SCLi pin, the microcomputer determines whether a transmit data
matches data input to the SDAi pin.
When the ABC bit is set to "0" (update per bit), the ABT bit is set to "1" (detected-arbitration is lost) as
soon as a data discrepancy is detected. The ABT bit is set to "0" (not detected-arbitration is won) if not
detected. When the ABC bit is set to "1" (update per byte), the ABT bit is set to "1" on the falling edge of
the ninth bit of the transfer clock if any discrepancy is detected. When the ABT bit is updated per byte, set
the ABT bit to "0" between an ACK detection in the first byte data and the next byte data to be transferred.
When the ALS bit in the UiSMR2 register is set to "1" (SDA output stop enabled), the arbitration lost
occurs. As soon as the ABT bit is set to "1", the SDAi pin is placed in a high-impedance state.
The transfer clock transmits and receives data as is shown in Figure 16.20.
The CSC bit in the UiSMR2 register (i=0 to 4) synchronizes an internally generated clock (internal SCLi)
with the external clock applied to the SCLi pin. When the CSC bit is set to "1" (clock synchronous en-
abled) and the internal SCLi is held high ("H"), the internal SCLi become low ("L") if signal applied to the
SCLi pin is on the falling edge. Value of the UiBRG register is reloaded to start counting for low level. A
counter stops when the SCLi pin is held "L" and then the internal SCLi changes "L" to "H". Counting is
resumed when the SCLi pin become "H". The transfer clock of UARTi is equivalent to the AND for signals
from the internal SCLi and the SCLi pin.
The transfer clock is synchronized between a half cycle before the falling edge of first bit of the internal
SCLi and the rising edge of the ninth bit. Select the internal clock as the transfer clock while the CSC bit
is set to "1".
The SWC bit in the UiSMR2 register determines whether the SCLi pin is fixed to be an "L" signal output on
the falling edge of the ninth cycle of the transfer clock or not.
When the SCLHI bit in the UiSMR4 register is set to "1" (enabled), a SCLi output stops when a stop
condition is detected (high-impedance).
When the SWC2 bit in the UiSMR2 register is set to "1" (0 output), the SCLi pin focibly outputs an "L" signal
while transmitting and receiving. The fixed "L" signal applied to the SCLi pin is cancelled by setting the
SWC2 bit to "0" (transfer clock) and the transfer clock input to and output from the SCLi pin are provided.
When the CKPH bit in the UiSMR3 register is set to "1" and the SWC9 bit in the UiSMR4 register is set to
"1" (SCL "L" hold enabled), the SCLi pin is fixed to be an "L" signal output on the next falling edge after the
ninth bit of the clock. The fixed "L" signal applied to the SCLi pin is cancelled by setting the SWC9 bit to
"0" (SCL "L" hold disabled).
Values output set in bits 7 to 0 (D
from D
Set the default value of SDAi transmit output when the IICM bit is set to "1" (I
SMD0 bits in the UiMR register are set to "000
The DL2 to DL0 bits in the UiSMR3 register determine no delay in the SDAi output or a delay of 2 to 8
UiBRG register count source cycles.
When the SDHI bit in the UiSMR2 register is set to "1" (SDA output disabled), the SDAi pin is forcibly
placed in a high-impedance state. Do not set the SDHI bit on the rising edge of the UARTi transfer clock.
The ABT bit in the UiRB register may be set to "1" (detected).
0
0
0
2
G
7
N
1
o
o r
0 -
. v
7
u
1
. The ninth bit (D
0
p
0
, 1
0
2
0
0
5
Page 198
8
) is ACK or NACK.
f o
3
3
0
7
to D
0
) in the UiTB register (i=0 to 4) are provided in descending order
2
" (serial I/O disabled).
16. Serial I/O (Special Function)
2
C mode) and the SMD2 to
Related parts for M30800SAGP-BL#U5
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![M30800SAGP#U5](/photos/12/39/123953/m30800sagp_u5_tmb.jpg)
Part Number:
Description:
IC M32C/80 MCU ROMLESS 100LQFP
Manufacturer:
Renesas Electronics America
Datasheet:
![M30800SAGP#D5](/photos/28/61/286111/100-lqfp_tmb.jpg)
Part Number:
Description:
IC M16C MPU ROMLESS 100LQFP
Manufacturer:
Renesas Electronics America
Datasheet:
![M30800SAGP#D3](/photos/28/61/286111/100-lqfp_tmb.jpg)
Part Number:
Description:
MCU 3/5V 0K I-TEMP 100-LQFP
Manufacturer:
Renesas Electronics America
Datasheet:
![R0K330290S001BE](/photos/28/41/284146/r0k330290s001be_tmb.jpg)
Part Number:
Description:
KIT STARTER FOR M16C/29
Manufacturer:
Renesas Electronics America
Datasheet:
![R0K5212D8S001BE](/photos/24/13/241324/4607177_tmb.jpg)
Part Number:
Description:
KIT STARTER FOR R8C/2D
Manufacturer:
Renesas Electronics America
Datasheet:
![R0K33062PS001BE](/photos/24/13/241320/4607173_tmb.jpg)
Part Number:
Description:
R0K33062P STARTER KIT
Manufacturer:
Renesas Electronics America
Datasheet:
![R0K521237S001BE](/photos/28/41/284170/r0k521237s001be_tmb.jpg)
Part Number:
Description:
KIT STARTER FOR R8C/23 E8A
Manufacturer:
Renesas Electronics America
Datasheet:
![R0K521256S001BE](/photos/24/13/241323/4607176_tmb.jpg)
Part Number:
Description:
KIT STARTER FOR R8C/25
Manufacturer:
Renesas Electronics America
Datasheet:
![YLCDRSK2456S](/images/manufacturer_photos/0/5/560/renesas_electronics_america_tmb.jpg)
Part Number:
Description:
KIT STARTER H8S2456 SHARPE DSPLY
Manufacturer:
Renesas Electronics America
Datasheet:
![R0K521380S000BE](/photos/28/41/284144/r0k521380s000be_tmb.jpg)
Part Number:
Description:
KIT STARTER FOR R8C38C
Manufacturer:
Renesas Electronics America
Datasheet:
![R0K521350S000BE](/photos/28/41/284145/r0k521350s000be_tmb.jpg)
Part Number:
Description:
KIT STARTER FOR R8C35C
Manufacturer:
Renesas Electronics America
Datasheet:
![R0K52L3A0S000BE](/photos/28/41/284149/r0k52l3a0s000be_tmb.jpg)
Part Number:
Description:
KIT STARTER FOR R8CL3AC+LCD APPS
Manufacturer:
Renesas Electronics America
Datasheet:
![R0K556100S000BE](/images/manufacturer_photos/0/5/560/renesas_electronics_america_tmb.jpg)
Part Number:
Description:
KIT STARTER FOR RX610
Manufacturer:
Renesas Electronics America
Datasheet:
![R0K564189S000BE](/photos/28/41/284173/r0k564189s000be_tmb.jpg)
Part Number:
Description:
KIT STARTER FOR R32C/118
Manufacturer:
Renesas Electronics America
Datasheet:
![R0K521276S000BE](/photos/9/26/92647/r0k521276s000be_tmb.jpg)
Part Number:
Description:
KIT DEV RSK-R8C/26-29
Manufacturer:
Renesas Electronics America
Datasheet: