MC56F8345VFGE Freescale Semiconductor, MC56F8345VFGE Datasheet - Page 110

• Manufacturer Part Number: MC56F8345VFGE
• Description: IC DSP 16BIT 60MHZ 128-LQFP
• Manufacturer: Freescale Semiconductor
• Series: 56F8xxxr

Specifications of MC56F8345VFGE

• Core Processor: 56800
• Core Size: 16-Bit
• Speed: 60MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI
• Peripherals: POR, PWM, Temp Sensor, WDT
• Number Of I /o: 49
• Program Memory Size: 136KB (68K x 16)
• Program Memory Type: FLASH
• Ram Size: 6K x 16
• Voltage - Supply (vcc/vdd): 2.25 V ~ 3.6 V
• Data Converters: A/D 16x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 128-LQFP
• Data Bus Width: 16 bit
• Processor Series: MC56F83xx
• Core: 56800E
• Numeric And Arithmetic Format: Fixed-Point
• Device Million Instructions Per Second: 60 MIPs
• Maximum Clock Frequency: 60 MHz
• Number Of Programmable I/os: 49
• Data Ram Size: 8 KB
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Interface Type: SCI, SPI, CAN
• Minimum Operating Temperature: - 40 C
• For Use With: MC56F8367EVME - EVAL BOARD FOR MC56F83X
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

6.5.5
This read-only register displays the least significant half of the JTAG ID for the chip. This register reads
$401D.
6.5.6
Most of the pins on the chip have on-chip pull-up resistors. Pins which can operate as GPIO can have these
resistors disabled via the GPIO function. Non-GPIO pins can have their pull-ups disabled by setting the
appropriate bit in this register. Disabling pull-ups is done on a peripheral-by-peripheral basis (for pins not
muxed with GPIO). Each bit in the register (see
Table 2-2
6.5.6.1
This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.
110
Base + $8
RESET
Write
Read
Base + $6
Base + $7
RESET
RESET
Read
Write
Read
Write
to identify which pins can deactivate the internal pull-up resistor.
Least Significant Half of JTAG ID (SIM_LSH_ID)
SIM Pull-up Disable Register (SIM_PUDR)
Reserved—Bit 15
15
0
0
15
15
PWMA1
Figure 6-6 Most Significant Half of JTAG ID (SIM_MSH_ID)
Figure 6-7 Least Significant Half of JTAG ID (SIM_LSH_ID)
0
0
0
0
14
0
Figure 6-8 SIM Pull-up Disable Register (SIM_PUDR)
14
14
0
0
1
1
CAN
13
0
13
13
0
0
0
0
MODE
EMI_
12
0
12
12
0
0
0
0
RESET
11
0
56F8345 Technical Data, Rev. 17
11
11
0
0
0
0
IRQ
10
0
10
10
0
0
0
0
XBOOT PWMB PWMA0
Figure
9
0
9
0
0
9
0
0
6-8) corresponds to a functional group of pins. See
8
0
8
8
1
1
0
0
7
0
7
7
1
1
0
0
6
6
1
1
0
0
6
0
0
CTRL
5
1
1
5
0
0
5
0
4
1
1
4
1
1
4
0
0
JTAG
3
3
3
0
0
0
1
1
Freescale Semiconductor
2
1
1
2
1
1
2
0
0
1
0
0
1
0
0
1
0
0
Preliminary
0
0
0
0
1
1
0
0
0