MC56F8345VFGE Freescale Semiconductor, MC56F8345VFGE Datasheet - Page 45

• Manufacturer Part Number: MC56F8345VFGE
• Description: IC DSP 16BIT 60MHZ 128-LQFP
• Manufacturer: Freescale Semiconductor
• Series: 56F8xxxr

Specifications of MC56F8345VFGE

• Core Processor: 56800
• Core Size: 16-Bit
• Speed: 60MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI
• Peripherals: POR, PWM, Temp Sensor, WDT
• Number Of I /o: 49
• Program Memory Size: 136KB (68K x 16)
• Program Memory Type: FLASH
• Ram Size: 6K x 16
• Voltage - Supply (vcc/vdd): 2.25 V ~ 3.6 V
• Data Converters: A/D 16x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 128-LQFP
• Data Bus Width: 16 bit
• Processor Series: MC56F83xx
• Core: 56800E
• Numeric And Arithmetic Format: Fixed-Point
• Device Million Instructions Per Second: 60 MIPs
• Maximum Clock Frequency: 60 MHz
• Number Of Programmable I/os: 49
• Data Ram Size: 8 KB
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Interface Type: SCI, SPI, CAN
• Minimum Operating Temperature: - 40 C
• For Use With: MC56F8367EVME - EVAL BOARD FOR MC56F83X
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

4.4 Data Map
Note: Data Flash is NOT available on the 56F8145 device.
4.5 Flash Memory Map
Figure 4-1
The Flash Memory is divided into three functional blocks. The Program and boot memories reside on the
Program Memory buses. They are controlled by one set of banked registers. Data Memory Flash resides
on the Data Memory buses and is controlled separately by its own set of banked registers.
The top nine words of the Program Memory Flash are treated as special memory locations. The content of
these words is used to control the operation of the Flash Controller. Because these words are part of the
Flash Memory content, their state is maintained during power-down and reset. During chip initialization,
the content of these memory locations is loaded into Flash Memory control registers, detailed in the Flash
Memory chapter of the 56F8300 Peripheral User Manual. These configuration parameters are located
between $00_FFF7 and $00_FFFF.
Freescale Semiconductor
Preliminary
1. Information in shaded areas not applicable to 56F8345/56F8145.
2. All addresses are 16-bit Word addresses, not byte addresses.
3. In the Operating Mode Register.
4. Setting EX = 1 is not recommended in the 56F8345/56F8145, since the EMI is not functional in this package.
5. The Data RAM is organized as a 2K x 32-bit memory to allow single-cycle, long-word operations.
X:$FF FFFF
X:$FF FF00
X:$FF FEFF
X:$01 0000
X:$00 FFFF
X:$00 F000
X:$00 EFFF
X:$00 2000
X:$00 1FFF
X:$00 1000
X:$00 0FFF
X:$00 0000
Begin/End Address
illustrates the Flash Memory (FM) map on the system bus.
EOnCE
256 locations allocated
External Memory
On-Chip Peripherals
4096 locations allocated
External Memory
On-Chip Data Flash
8KB
On-Chip Data RAM
8KB
5
Table 4-6 Data Memory Map
EX = 0
56F8345 Technical Data, Rev. 17
3
EOnCE
256 locations allocated
External Memory
On-Chip Peripherals
4096 locations allocated
External Memory
1, 2
EX = 1
4
Data Map
45