MC912DG128AMPVE Freescale Semiconductor, MC912DG128AMPVE Datasheet - Page 358

IC MCU 128K FLASH 8MHZ 112-LQFP

MC912DG128AMPVE

Manufacturer Part Number
MC912DG128AMPVE
Description
IC MCU 128K FLASH 8MHZ 112-LQFP
Manufacturer
Freescale Semiconductor
Series
HC12r
Datasheet

Specifications of MC912DG128AMPVE

Core Processor
CPU12
Core Size
16-Bit
Speed
8MHz
Connectivity
CAN, I²C, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
69
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x8/10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
112-LQFP
Processor Series
HC912D
Core
HC12
Data Bus Width
16 bit
Data Ram Size
8 KB
Interface Type
CAN/I2C/SCI/SPI
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
69
Number Of Timers
8
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWHCS12
Minimum Operating Temperature
- 40 C
On-chip Adc
2 (8-ch x 10-bit)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC912DG128AMPVE
Manufacturer:
FREESCALE
Quantity:
2 902
Part Number:
MC912DG128AMPVE
Manufacturer:
FREESCALE
Quantity:
800
Part Number:
MC912DG128AMPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC912DG128AMPVE
Manufacturer:
FREESCALE
Quantity:
800
MSCAN Controller
18.13.7 msCAN12 Receiver Interrupt Enable Register (CRIER)
Technical Data
358
CRIER
$0105
RESET
W
R
NOTE:
WUPIE
Bit 7
0
OVRIF — Overrun Interrupt Flag
RXF — Receive Buffer Full
The CRFLG register is held in the reset state if the SFTRES bit in
CMCR0 is set.
WUPIE — Wake-up Interrupt Enable
RWRNIE — Receiver Warning Interrupt Enable
TWRNIE — Transmitter Warning Interrupt Enable
RWRNIE
This bit will be set when a data overrun condition occurred. If not
masked, an Error interrupt is pending while this flag is set.
The RXF flag is set by the msCAN12 when a new message is
available in the foreground receive buffer. This flag indicates whether
the buffer is loaded with a correctly received message. After the CPU
has read that message from the receive buffer the RXF flag must be
handshaked (cleared) in order to release the buffer. A set RXF flag
prohibits the exchange of the background receive buffer into the
foreground buffer. If not masked, a Receive interrupt is pending while
this flag is set.
Freescale Semiconductor, Inc.
6
0
For More Information On This Product,
0 = No data overrun has occurred.
1 = A data overrun has been detected.
0 = The receive buffer is released (not full).
1 = The receive buffer is full. A new message is available.
0 = No interrupt will be generated from this event.
1 = A wake-up event will result in a wake-up interrupt.
0 = No interrupt will be generated from this event.
1 = A receiver warning status event will result in an error interrupt.
0 = No interrupt will be generated from this event.
1 = A transmitter warning status event will result in an error
interrupt.
TWRNIE
Go to: www.freescale.com
5
0
MSCAN Controller
RERRIE
4
0
TERRIE
3
0
BOFFIE
MC68HC912DT128A — Rev 4.0
2
0
OVRIE
1
0
MOTOROLA
RXFIE
Bit 0
0

Related parts for MC912DG128AMPVE