MC705P6ACDWE Freescale Semiconductor, MC705P6ACDWE Datasheet - Page 40

IC MCU 176 BYTES RAM 28-SOIC

MC705P6ACDWE

Manufacturer Part Number
MC705P6ACDWE
Description
IC MCU 176 BYTES RAM 28-SOIC
Manufacturer
Freescale Semiconductor
Series
HC05r
Datasheet

Specifications of MC705P6ACDWE

Core Processor
HC05
Core Size
8-Bit
Speed
2.1MHz
Connectivity
SIO
Peripherals
POR, WDT
Number Of I /o
21
Program Memory Size
4.5KB (4.5K x 8)
Program Memory Type
OTP
Ram Size
176 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 4x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-SOIC (7.5mm Width)
Processor Series
HC705P
Core
HC05
Data Bus Width
8 bit
Data Ram Size
176 B
Maximum Clock Frequency
2.1 MHz
Number Of Programmable I/os
21
Number Of Timers
1
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit, 4 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC705P6ACDWE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC705P6ACDWE
Manufacturer:
FREESCALE
Quantity:
2 200
Part Number:
MC705P6ACDWE
Manufacturer:
FREESCALE
Quantity:
2 200
Part Number:
MC705P6ACDWE
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC705P6ACDWE
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC705P6ACDWE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC705P6ACDWE
0
Company:
Part Number:
MC705P6ACDWE
Quantity:
500
Company:
Part Number:
MC705P6ACDWE
Quantity:
466
Input/Output Ports
At power-on or reset, all DDRs are cleared, which configures all port pins as inputs. The DDRs are
capable of being written to or read by the processor. During the programmed output state, a read of the
data register will actually read the value of the output data latch and not the level on the I/O port pin.
40
To avoid generating a glitch on an I/O port pin, data should be written to the
I/O port data register before writing a logic 1 to the corresponding data
direction register.
DDRA
DDRB
DDRC
DDRD
Note: Does not affect input, but stored to data register
Note: Does not affect input, but stored to data register
Note: Does not affect input, but stored to data register
Notes:
0
1
0
1
0
1
0
1
1. Does not affect input, but stored to data register
2. PD7 is input only
I/O Pin Mode
I/O Pin Mode
I/O Pin Mode
I/O Pin Mode
MC68HC705P6A Advance Information Data Sheet, Rev. 2.1
IN, Hi-Z
IN, Hi-Z
IN, Hi-Z
IN, Hi-Z
OUT
OUT
OUT
OUT
Table 6-1. Port A I/O Functions
Table 6-2. Port B I/O Functions
Table 6-3. Port C I/O Functions
Table 6-4. Port D I/O Functions
DDRC0–DDRC7
DDRC0–DDRC7
DDRA0–DDRA7
DDRA0–DDRA7
DDRB5–DDRB7
DDRB5–DDRB7
DDRA @ $0004
DDRB @ $0005
DDRC @ $0006
DDRD @ $0007
Accesses to
Accesses to
Accesses to
Accesses to
Read/Write
Read/Write
Read/Write
Read/Write
NOTE
DDRD5
DDRD5
PC0–PC7
PB5–PB7
PA0–PA7
I/O Pin
I/O Pin
I/O Pin
I/O Pin
Read
Read
Read
Read
PD5
Accesses to Data
Register @ $0000
Accesses to Data
Register @ $0001
Accesses to Data
Register @ $0002
Accesses to Data
Register @ $0003
See Note 1
PB5–PB7
PC0–PC7
See Note
PA0–PA7
See Note
See Note
Write
Write
Write
Write
PD5
Freescale Semiconductor

Related parts for MC705P6ACDWE