MC705P6ACDWE Freescale Semiconductor, MC705P6ACDWE Datasheet - Page 74

IC MCU 176 BYTES RAM 28-SOIC

MC705P6ACDWE

Manufacturer Part Number
MC705P6ACDWE
Description
IC MCU 176 BYTES RAM 28-SOIC
Manufacturer
Freescale Semiconductor
Series
HC05r
Datasheet

Specifications of MC705P6ACDWE

Core Processor
HC05
Core Size
8-Bit
Speed
2.1MHz
Connectivity
SIO
Peripherals
POR, WDT
Number Of I /o
21
Program Memory Size
4.5KB (4.5K x 8)
Program Memory Type
OTP
Ram Size
176 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 4x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-SOIC (7.5mm Width)
Processor Series
HC705P
Core
HC05
Data Bus Width
8 bit
Data Ram Size
176 B
Maximum Clock Frequency
2.1 MHz
Number Of Programmable I/os
21
Number Of Timers
1
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit, 4 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC705P6ACDWE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC705P6ACDWE
Manufacturer:
FREESCALE
Quantity:
2 200
Part Number:
MC705P6ACDWE
Manufacturer:
FREESCALE
Quantity:
2 200
Part Number:
MC705P6ACDWE
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC705P6ACDWE
Manufacturer:
MOT
Quantity:
1 000
Instruction Set
13.3.2 Read-Modify-Write Instructions
These instructions read a memory location or a register, modify its contents, and write the modified value
back to the memory location or to the register.
74
Do not use read modify-write operations on write-only registers.
Arithmetic Shift Left (Same as LSL)
Arithmetic Shift Right
Bit Clear
Bit Set
Clear Register
Complement (One’s Complement)
Decrement
Increment
Logical Shift Left (Same as ASL)
Logical Shift Right
Negate (Two’s Complement)
Rotate Left through Carry Bit
Rotate Right through Carry Bit
Test for Negative or Zero
MC68HC705P6A Advance Information Data Sheet, Rev. 2.1
1. Unlike other read-modify-write instructions, BCLR and
2. TST is an exception to the read-modify-write sequence
BSET use only direct addressing.
because it does not write a replacement value.
Table 13-2. Read-Modify-Write Instructions
Instruction
NOTE
Mnemonic
BCLR
BSET
TST
COM
DEC
NEG
ROR
ASR
CLR
ROL
ASL
LSR
INC
LSL
(2)
(1)
(1)
Freescale Semiconductor