MC705P6ACDWE Freescale Semiconductor, MC705P6ACDWE Datasheet - Page 83

IC MCU 176 BYTES RAM 28-SOIC

MC705P6ACDWE

Manufacturer Part Number
MC705P6ACDWE
Description
IC MCU 176 BYTES RAM 28-SOIC
Manufacturer
Freescale Semiconductor
Series
HC05r
Datasheet

Specifications of MC705P6ACDWE

Core Processor
HC05
Core Size
8-Bit
Speed
2.1MHz
Connectivity
SIO
Peripherals
POR, WDT
Number Of I /o
21
Program Memory Size
4.5KB (4.5K x 8)
Program Memory Type
OTP
Ram Size
176 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 4x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-SOIC (7.5mm Width)
Processor Series
HC705P
Core
HC05
Data Bus Width
8 bit
Data Ram Size
176 B
Maximum Clock Frequency
2.1 MHz
Number Of Programmable I/os
21
Number Of Timers
1
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit, 4 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC705P6ACDWE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC705P6ACDWE
Manufacturer:
FREESCALE
Quantity:
2 200
Part Number:
MC705P6ACDWE
Manufacturer:
FREESCALE
Quantity:
2 200
Part Number:
MC705P6ACDWE
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC705P6ACDWE
Manufacturer:
MOT
Quantity:
1 000
LSB
A
B
C
D
0
1
2
3
4
5
6
7
8
9
E
F
MSB
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
INH = Inherent
IMM = Immediate
DIR = Direct
EXT = Extended
BRSET0
BRCLR0
BRSET1
BRCLR1
BRSET2
BRCLR2
BRSET3
BRCLR3
BRSET4
BRCLR4
BRSET5
BRCLR5
BRSET6
BRCLR6
BRSET7
BRCLR7
Bit Manipulation
DIR
0
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
BSET0
BCLR0
BSET1
BCLR1
BSET2
BCLR2
BSET3
BCLR3
BSET4
BCLR4
BSET5
BCLR5
BSET6
BCLR6
BSET7
BCLR7
DIR
1
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
BCS/BLO
Branch
BHCC
BHCS
REL
BMC
BMS
BRA
BRN
BCC
BNE
BEQ
BLS
BPL
BMI
BHI
BIL
BIH
2
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL = Relative
IX = Indexed, No Offset
IX1 = Indexed, 8-Bit Offset
IX2 = Indexed, 16-Bit Offset
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
2
2
2
2
2
2
2
2
2
2
2
ASL/LSL
COM
NEG
ROR
ASR
ROL
DEC
DIR
LSR
TST
CLR
INC
3
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
5
5
5
5
5
5
5
5
5
4
5
1
1
1
1
1
1
ASLA/LSLA
1
1
1
1
1
1
NEGA
COMA
RORA
LSRA
ASRA
ROLA
DECA
CLRA
INCA
TSTA
MUL
INH
4
Read-Modify-Write
INH
INH
INH
INH
INH
INH
INH
INH
INH
INH
INH
INH
11
3
3
3
3
3
3
3
3
3
3
3
1
1
1
1
1
ASLX/LSLX
1
1
1
1
1
1
COMX
NEGX
RORX
ASRX
ROLX
DECX
LSRX
TSTX
CLRX
INCX
INH
5
INH
INH
INH
INH
INH
INH
INH
INH
INH
INH
INH
3
3
3
3
3
3
3
3
3
3
3
2
2
2
2
2
2
2
2
2
2
2
ASL/LSL
COM
Table 13-7. Opcode Map
NEG
ROR
DEC
LSB of Opcode in Hexadecimal
LSR
ASR
ROL
TST
CLR
IX1
INC
6
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
6
6
6
6
6
6
6
6
6
5
6
1
1
1
1
1
1
1
1
1
1
1
ASL/LSL
COM
ROR
NEG
ASR
ROL
DEC
CLR
LSR
TST
INC
IX
7
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
5
5
5
5
5
5
5
5
5
4
5
1
1
1
1
1
STOP
WAIT
INH
RTS
SWI
RTI
8
Control
INH
INH
INH
INH
INH
10
9
6
2
2
1
1
1
1
1
1
1
1
CLC
SEC
RSP
NOP
INH
TAX
TXA
CLI
SEI
9
INH
INH
INH
INH
INH
INH
INH
INH
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
LSB
IMM
SUB
CMP
SBC
CPX
AND
EOR
ADC
ORA
ADD
BSR
LDA
LDX
BIT
A
0
MSB
IMM
IMM
IMM
IMM
IMM
IMM
IMM
IMM
IMM
IMM
IMM
REL
IMM
2
2
2
2
2
2
2
2
2
2
2
6
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
3
BRSET0
CMP
EOR
ORA
SUB
SBC
CPX
AND
ADC
ADD
JMP
LDX
STX
DIR
LDA
STA
JSR
BIT
B
0
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
3
3
3
3
3
3
3
4
3
3
3
3
2
5
3
4
5
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
Register/Memory
Number of Cycles
Opcode Mnemonic
Number of Bytes/Addressing Mode
EXT
SUB
CMP
SBC
CPX
AND
EOR
ADC
ORA
ADD
LDA
STA
JMP
JSR
LDX
STX
MSB of Opcode in Hexadecimal
BIT
C
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
4
4
4
4
4
4
4
5
4
4
4
4
3
6
4
5
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
CMP
EOR
ORA
SUB
SBC
CPX
AND
ADC
ADD
JMP
LDX
STX
LDA
STA
JSR
IX2
BIT
D
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
5
5
5
5
5
5
5
6
5
5
5
5
4
7
5
6
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
SUB
CMP
SBC
CPX
AND
EOR
ADC
ORA
ADD
LDA
STA
JMP
JSR
LDX
STX
IX1
BIT
E
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
4
4
4
4
4
4
4
5
4
4
4
4
3
6
4
5
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
CMP
AND
EOR
ADC
ORA
ADD
SUB
SBC
CPX
LDA
JMP
JSR
LDX
STX
STA
BIT
IX
F
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
3
3
3
3
3
3
3
4
3
3
3
3
2
5
3
4
MSB
A
B
C
D
0
1
2
3
4
5
6
7
8
9
E
F
LSB