M30845FJGP#U3 Renesas Electronics America, M30845FJGP#U3 Datasheet - Page 238

IC M32C MCU FLASH 512K 144LQFP

M30845FJGP#U3

Manufacturer Part Number
M30845FJGP#U3
Description
IC M32C MCU FLASH 512K 144LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheets

Specifications of M30845FJGP#U3

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
121
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
24K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 34x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
TI
Quantity:
18 562
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
MIT
Quantity:
2 367
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R
R
M
e
E
3
. v
J
2
Figure 17.18 TxD and RxD I/O Polarity Inverse
0
C
17.2.4 TxD and RxD I/O Polarity Inverse
1
9
0 .
8 /
B
TxD pin output and RxD pin input are inversed. All I/O data level, including the start bit, stop bit and parity
bit, are inversed. Figure 17.18 shows TxD and RxD I/O polarity inverse.
0
1
4
0
3
G
J
6
u
o r
0 -
. l
NOTES:
u
0
1
Transfer Clock
Transfer Clock
(1) When the IOPOL bit in the UiMR register (i=0 to 4) is set to "0" (no inverse)
(2) When the IOPOL bit in the UiMR register is set to "1" ( inverse)
, 7
0
p
1. The above applies when the UFORM bit in the UiC0 register is set to "0" (LSB
1
(
(no inverse)
(no inverse)
2
first), the STPS bit in the UiMR bit is set to "0" (1 stop bit) and the PRYE bit is set
to "1" (parity enabled).
M
0
(inverse)
(inverse)
0
3
5
2
RxD
RxD
C
TxD
TxD
8 /
Page 215
i
i
i
i
, 4
"H"
"H"
"H"
"L"
"L"
"L"
"H"
"H"
"H"
"L"
"L"
"L"
M
3
2
C
f o
8 /
4
4
ST
ST
ST
ST
) T
9
5
D
D
D
D
0
0
0
0
D
D
D
D
1
1
1
1
D
D
D
D
2
2
2
2
D
D
D
D
3
3
3
3
D
D
D
D
4
4
4
4
D
D
D
D
5
5
5
5
D
D
D
D
6
6
6
6
D
D
D
D
7
7
7
7
P
P
P
P
ST : Start bit
P : Even parity
SP : Stop bit
SP
SP
SP
SP
17. Serial I/O (UART)