MPC562MZP56 Freescale Semiconductor, MPC562MZP56 Datasheet - Page 673

IC MPU 32BIT 56MHZ PPC 388-PBGA

MPC562MZP56

Manufacturer Part Number
MPC562MZP56
Description
IC MPU 32BIT 56MHZ PPC 388-PBGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheet

Specifications of MPC562MZP56

Core Processor
PowerPC
Core Size
32-Bit
Speed
56MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
64
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
Processor Series
MPC5xx
Core
PowerPC
Data Bus Width
32 bit
Data Ram Size
8 KB
Interface Type
SCI, SPI, UART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
56
Number Of Timers
22
Operating Supply Voltage
2.6 V to 5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
2 (10 bit, 32 Channel)
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Request inventory verification / Request inventory verification
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC562MZP56
Manufacturer:
FREESCAL
Quantity:
204
Part Number:
MPC562MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
7 699
Company:
Part Number:
MPC562MZP56
Quantity:
1 500
Part Number:
MPC562MZP56R2
Manufacturer:
RFT
Quantity:
1 441
Part Number:
MPC562MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
When TE is cleared, the transmitter is disabled after all pending idle, data, and break frames are
transmitted. The TC flag is set, and control of the TXD pin reverts to PQSPAR and DDRQS. Buffered data
is not transmitted after TE is cleared. To avoid losing data in the buffer, do not clear TE until TDRE is set.
Some serial communication systems require a mark on the TXD pin even when the transmitter is disabled.
Configure the TXD pin as an output, then write a one to either QDTX1 or QDTX2 of the PORTQS register.
See
pin, it reverts to driving a logic one output.
To insert a delimiter between two messages, to place non-listening receivers in wake-up mode between
transmissions, or to signal a re-transmission by forcing an idle-line, clear and then set TE before data in
the serial shifter has shifted out. The transmitter finishes the transmission, then sends a preamble. After the
preamble is transmitted, if TDRE is set, the transmitter marks idle. Otherwise, normal transmission of the
next sequence begins.
Both TDRE and TC have associated interrupts. The interrupts are enabled by the transmit interrupt enable
(TIE) and transmission complete interrupt enable (TCIE) bits in SCCxR1. Service routines can load the
last data frame in a sequence into SCxDR, then terminate the transmission when a TDRE interrupt occurs.
Two SCI messages can be separated with minimum idle time by using a preamble of 10 bit-times (11 if a
9-bit data format is specified) of marks (logic ones). Follow these steps:
In this sequence, if the first data frame of the second message is not transferred to TDRx prior to the finish
of the preamble transmission, then the transmit data line (TXDx pin) marks idle (logic one) until TDRx is
written. In addition, if the last data frame of the first message finishes shifting out (including the stop bit)
and TE is clear, TC goes high and transmission is considered complete. The TXDx pin reverts to being a
general-purpose output pin.
15.7.7.6
The receiver can be divided into two segments. The first is the receiver bit processor logic that
synchronizes to the asynchronous receive data and evaluates the logic sense of each bit in the serial stream.
The second receiver segment controls the functional operation and the interface to the CPU including the
conversion of the serial data stream to parallel access by the CPU.
15.7.7.7
The receiver bit processor contains logic to synchronize the bit-time of the incoming data and to evaluate
the logic sense of each bit. To accomplish this an RT clock, which is 16 times the baud rate, is used to
sample each bit. Each bit-time can thus be divided into 16 time periods called RT1–RT16. The receiver
Freescale Semiconductor
1. Write the last data frame of the first message to the TDRx
2. Wait for TDRE to go high, indicating that the last data frame is transferred to the transmit serial
3. Clear TE and then set TE back to one. This queues the preamble to follow the stop bit of the current
4. Write the first data frame of the second message to register TDRx
Section 15.5.1, “Port QS Data Register
shifter
transmission immediately.
Receiver Operation
Receiver Bit Processor
MPC561/MPC563 Reference Manual, Rev. 1.2
(PORTQS).” When the transmitter releases control of the TXD
Queued Serial Multi-Channel Module
15-55

Related parts for MPC562MZP56