MPC562MZP56 Freescale Semiconductor, MPC562MZP56 Datasheet - Page 933

IC MPU 32BIT 56MHZ PPC 388-PBGA

MPC562MZP56

Manufacturer Part Number
MPC562MZP56
Description
IC MPU 32BIT 56MHZ PPC 388-PBGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheet

Specifications of MPC562MZP56

Core Processor
PowerPC
Core Size
32-Bit
Speed
56MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
64
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
Processor Series
MPC5xx
Core
PowerPC
Data Bus Width
32 bit
Data Ram Size
8 KB
Interface Type
SCI, SPI, UART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
56
Number Of Timers
22
Operating Supply Voltage
2.6 V to 5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
2 (10 bit, 32 Channel)
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Request inventory verification / Request inventory verification
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC562MZP56
Manufacturer:
FREESCAL
Quantity:
204
Part Number:
MPC562MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
7 699
Company:
Part Number:
MPC562MZP56
Quantity:
1 500
Part Number:
MPC562MZP56R2
Manufacturer:
RFT
Quantity:
1 441
Part Number:
MPC562MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
23.2.3
There are two 16-bit watchpoint counters. Each counter is able to count one of the instruction watchpoints
or one of the load/store watchpoints. Both generate the corresponding breakpoint when they reach ZERO.
When working in the masked mode, the counters do not count watchpoints detected when MSR[RI] = 0.
See
The counters value when counting watchpoints programmed on the actual instructions that alter the
counters, are not predictable. Reading values from the counters when they are active, must be
synchronized by inserting a sync instruction before the actual read is performed.
When programmed to count load/store watchpoints, the last instruction which decrements the counter to
ZERO is treated like any other load/store breakpoint in the sense that it is executed and the machine
branches to the breakpoint exception routine AFTER it executes this instruction. Therefore, the value of
the counter inside the breakpoint exception routine equals ZERO.
23.2.3.1
The trap enable bits can be programmed by regular software (only if MSR[PR] = 0) using the mtspr
instruction or “on the fly” using the special development port interface. For more information refer to
section
The value used by the breakpoints generation logic is the bit wise OR of the software trap enable bits, (the
bits written using the mtspr) and the development port trap enable bits (the bits serially shifted using the
development port).
All bits, the software trap enable bits and the development port trap enable bits, can be read from ICTRL
and the LCTRL2 using mfspr. For the exact bits placement refer to
Control Register
23.3
When debugging an existing system, it is sometimes desirable to be able to do so without the need to insert
any changes in the existing system. In some cases it is not desired, or even impossible, to add load to the
lines connected to the existing system. The development system interface of the CPU supports such a
configuration.
The development system interface of the CPU uses a dedicated serial port (the development port) and,
therefore, does not need any of the regular system interfaces. Controlling the activity of the system from
the development port is done when the CPU is in the debug mode. The development port is a relatively
Freescale Semiconductor
Section 23.2.1.4, “Context Dependent
Section 23.4.6.5, “Development Port Serial Communications — Trap Enable
Development System Interface
Watchpoint Counters
Trap Enable Programming
When programmed to count instruction watchpoints, the last instruction
which decrements the counter to ZERO is treated like any other instruction
breakpoint in the sense that it is not executed and the machine branches to
the breakpoint exception routine BEFORE it executes this instruction. As a
side effect of this behavior, the value of the counter inside the breakpoint
exception routine equals ONE and not ZERO as might be expected.
2” and to
Section 23.6.10, “L-Bus Support Control Register
MPC561/MPC563 Reference Manual, Rev. 1.2
Filter.”
NOTE
Section 23.6.10, “L-Bus Support
2.”
Mode.”
Development Support
23-19

Related parts for MPC562MZP56