MPC562MZP56 Freescale Semiconductor, MPC562MZP56 Datasheet - Page 944

IC MPU 32BIT 56MHZ PPC 388-PBGA

MPC562MZP56

Manufacturer Part Number
MPC562MZP56
Description
IC MPU 32BIT 56MHZ PPC 388-PBGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheet

Specifications of MPC562MZP56

Core Processor
PowerPC
Core Size
32-Bit
Speed
56MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
64
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
Processor Series
MPC5xx
Core
PowerPC
Data Bus Width
32 bit
Data Ram Size
8 KB
Interface Type
SCI, SPI, UART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
56
Number Of Timers
22
Operating Supply Voltage
2.6 V to 5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
2 (10 bit, 32 Channel)
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Request inventory verification / Request inventory verification
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC562MZP56
Manufacturer:
FREESCAL
Quantity:
204
Part Number:
MPC562MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
7 699
Company:
Part Number:
MPC562MZP56
Quantity:
1 500
Part Number:
MPC562MZP56R2
Manufacturer:
RFT
Quantity:
1 441
Part Number:
MPC562MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Development Support
23.4.5.1
The SGPIOC6/FRZ/PTR signal powers up as the PTR function and its function is controlled by the GPC
bits in the SIUMCR.
23.4.5.2
The power-up state of IWP[0:1]/VFLS[0:1] is controlled by setting the SIUMCR[DBGC]; see
They can also be set via the reset configuration word (See
(RCW)”). The FRZ state is indicated by the value 0b11 on the VFLS[0:1] signals.
23.4.5.3
The VFLS[0:1]/MPIO32B[3:4] signals power up as the MPIO32B[3:4] function and their function can be
changed via the VFLS bit in the MIOS14TPCR register. The FRZ state is indicated by the value 0b11 on
the VFLS[0:1] signals.
23.4.6
The development port consists logically of the three registers: development port instruction register
(DPIR), development port data register (DPDR), and trap enable control register (TECR). These registers
are physically implemented as two registers, development port shift register and trap enable control
register. The development port shift register acts as both the DPIR and DPDR depending on the operation
being performed. It is also used as a temporary holding register for data to be stored into the TECR. These
registers are discussed below in more detail.
23.4.6.1
The development port shift register is a 35-bit shift register. Instructions and data are shifted into it serially
from DSDI using DSCK (or CLKOUT depending on the debug port clock mode, refer to
“Development Port Serial Communications — Clock Mode
instructions or data are then transferred in parallel to the CPU, the trap enable control register (TECR).
When the processor enters debug mode it fetches instructions from the DPIR which causes an access to
the development port shift register. These instructions are serially loaded into the shift register from DSDI
using DSCK (or CLKOUT) as the shift clock. In a similar way, data is transferred to the CPU by moving
it into the shift register which the processor reads as the result of executing a “move from special purpose
register DPDR” instruction. Data is also parallel-loaded into the development port shift register from the
CPU by executing a “move to special purpose register DPDR” instruction. It is then shifted out serially to
DSDO using DSCK (or CLKOUT) as the shift clock.
23.4.6.2
The trap enable control register is a 9-bit register that is loaded from the development port shift register.
The contents of the control register are used to drive the six trap enable signals, the two breakpoint signals,
and the VSYNC signal to the CPU. The “transfer data to trap enable control register” commands will cause
the appropriate bits to be transferred to the control register.
23-30
Development Port Registers
SGPIO6/FRZ/PTR Signal
IWP[0:1]/VFLS[0:1] Signals
VFLS[0:1]/MPIO32B[3:4] Signals
Development Port Shift Register
Trap Enable Control Register
MPC561/MPC563 Reference Manual, Rev. 1.2
Section 7.5.2, “Hard Reset Configuration Word
Selection”
)
as the shift clock. These
Freescale Semiconductor
Section 23.4.6.4,
Table
6-8.

Related parts for MPC562MZP56