ATTINY4-TSHR Atmel, ATTINY4-TSHR Datasheet - Page 28
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
ATTINY4-TSHR
Manufacturer Part Number
ATTINY4-TSHR
Description
IC MCU AVR 512B FLASH SOT-23-6
Manufacturer
Atmel
Series
AVR® ATtinyr
Datasheet
1.ATTINY10-TSHR.pdf
(169 pages)
Specifications of ATTINY4-TSHR
Package / Case
SOT-23-6
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Speed
12MHz
Number Of I /o
4
Core Processor
AVR
Program Memory Type
FLASH
Ram Size
32 x 8
Program Memory Size
512B (512 x 8)
Oscillator Type
Internal
Peripherals
POR, PWM, WDT
Core Size
8-Bit
Controller Family/series
ATtiny
No. Of I/o's
4
Ram Memory Size
32Byte
Cpu Speed
12MHz
No. Of Timers
1
Rohs Compliant
Yes
Processor Series
ATTINY4x
Core
AVR8
Data Bus Width
8 bit
Data Ram Size
32 B
Interface Type
ISP
Maximum Clock Frequency
12 MHz
Number Of Programmable I/os
4
Number Of Timers
1
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWAVR, EWAVR-BL
Development Tools By Supplier
ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT
Minimum Operating Temperature
- 40 C
Package
6SOT-23
Device Core
AVR
Family Name
ATtiny
Maximum Speed
12 MHz
Operating Supply Voltage
2.5|3.3|5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Connectivity
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATTINY4-TSHR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
8.2.1
8.2.2
28
ATtiny4/5/9/10
Power-on Reset
V
CC
Level Monitoring
A Power-on Reset (POR) pulse is generated by an on-chip detection circuit. The detection level
is defined in section
whenever V
Reset, as well as to detect a failure in supply voltage.
A Power-on Reset (POR) circuit ensures that the device is reset from Power-on. Reaching the
Power-on Reset threshold voltage invokes the delay counter, which determines how long the
device is kept in reset after V
V
Figure 8-2.
Figure 8-3.
ATtiny4/5/9/10 have a V
V
VCC Level Monitoring Control and Status register” on page
The VLM circuit provides a status flag, VLMF, that indicates if voltage on the V
selected trigger level. The flag can be read from VLMCSR, but it is also possible to have an
interrupt generated when the VLMF status flag is set. This interrupt is enabled by the VLMIE bit
in the VLMCSR register. The flag can be cleared by changing the trigger level or by writing it to
zero. The flag is automatically cleared when the voltage at V
trigger level.
TIME-OUT
INTERNAL
TIME-OUT
INTERNAL
CC
CC
RESET
RESET
RESET
decreases below the detection level.
RESET
pin against fixed trigger levels. The trigger levels are set with VLM2:0 bits, see
V
V
CC
CC
CC
MCU Start-up, RESET Tied to V
MCU Start-up, RESET Extended Externally
is below the detection level. The POR circuit can be used to trigger the Start-up
“System and Reset Characteristics” on page
CC
V
V
POT
POT
Level Monitoring (VLM) circuit that compares the voltage level at the
CC
> t
t
TOUT
rise. The reset signal is activated again, without any delay, when
V
TOUT
RST
V
CC
RST
t
TOUT
34.
CC
rises back above the selected
120. The POR is activated
CC
pin is below the
8127D–AVR–02/10
“VLMCSR –