MC912D60CCPVE Freescale Semiconductor, MC912D60CCPVE Datasheet - Page 385

• Manufacturer Part Number: MC912D60CCPVE
• Description: IC MCU 16BIT 112-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HC12r

Specifications of MC912D60CCPVE

• Core Processor: CPU12
• Core Size: 16-Bit
• Speed: 8MHz
• Connectivity: CAN, MI Bus, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 68
• Program Memory Size: 60KB (60K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 1K x 8
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 16x8/10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 112-LQFP
• Processor Series: HC912D
• Core: HC12
• Data Bus Width: 16 bit
• Data Ram Size: 2 KB
• Interface Type: CAN, SCI, SPI
• Maximum Clock Frequency: 8 MHz
• Number Of Programmable I/os: 86
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWHCS12
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 8 Channel
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

MC68HC912D60A — Rev. 3.1
Freescale Semiconductor
WRITE_NEXT
READ_NEXT
WRITE_PC
WRITE_SP
Command
READ_PC
READ_SP
WRITE_D
WRITE_X
WRITE_Y
READ_D
READ_X
READ_Y
TRACE1
TAGGO
GO
Each of the hardware and firmware BDM commands start with an 8-bit
command code (opcode). Depending upon the commands, a 16-bit
address and/or a 16-bit data word is required as indicated in the tables
by the command. All the read commands output 16-bits of data despite
the byte/word implication in the command name.
The external host should wait 150 BDMCLK cycles for a non-intrusive
BDM command to execute before another command is sent. This delay
includes 128 BDMCLK cycles for the maximum delay for a free cycle.
For data read commands, the host must insert this delay between
sending the address and attempting to read the data. In the case of a
write command, the host must delay after the data portion before
sending a new command to be sure that the write has finished.
The external host should delay about 32 target BDMCLK cycles between
a firmware read command and the data portion of these commands. This
allows the BDM firmware to execute the instructions needed to get the
requested data into the BDM SHIFTER register.
Opcode
(Hex)
Table 19-3. BDM Firmware Commands
63
64
65
66
67
42
43
44
45
46
47
08
10
18
62
16-bit data out X = X + 2; Read next word pointed to by X
16-bit data out Read program counter
16-bit data out Read D accumulator
16-bit data out Read X index register
16-bit data out Read Y index register
16-bit data out Read stack pointer
16-bit data in
16-bit data in
16-bit data in
16-bit data in
16-bit data in
16-bit data in
Development Support
None
None
None
Data
Write program counter
Write D accumulator
Write X index register
Write Y index register
Write stack pointer
Go to user program
Execute one user instruction then return to
Enable tagging and go to user program
X = X + 2; Write next word pointed to by X
BDM
Description
Background Debug Mode
Development Support
Technical Data
385