HD64F2166VTE33 Renesas Electronics America, HD64F2166VTE33 Datasheet - Page 406

IC H8S MCU FLASH 512K 144-TQFP

HD64F2166VTE33

Manufacturer Part Number
HD64F2166VTE33
Description
IC H8S MCU FLASH 512K 144-TQFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2100r
Datasheets

Specifications of HD64F2166VTE33

Core Processor
H8S/2000
Core Size
16-Bit
Speed
33MHz
Connectivity
I²C, IrDA, LPC, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
106
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
144-TQFP, 144-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2166VTE33V
Manufacturer:
Renesas
Quantity:
200
Part Number:
HD64F2166VTE33V
Manufacturer:
ON
Quantity:
75
Part Number:
HD64F2166VTE33V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F2166VTE33V
Quantity:
120
14.3.7
SSR is a register containing status flags of the SCI and multiprocessor bits for transfer. TDRE,
RDRF, ORER, PER, and FER can only be cleared. Some bits in SSR have different functions in
normal mode and smart card interface mode.
• Bit Functions in Normal Serial Communication Interface Mode (when SMIF in SCMR = 0)
Rev. 3.00, 03/04, page 364 of 830
Bit
7
6
Bit Name
TDRE
RDRF
Serial Status Register (SSR)
Initial Value
1
0
R/W
R/(W)* Transmit Data Register Empty
R/(W)* Receive Data Register Full
Description
Indicates whether TDR contains transmit data.
[Setting conditions]
[Clearing conditions]
Indicates that receive data is stored in RDR.
[Setting condition]
[Clearing conditions]
The RDRF flag is not affected and retains its
previous value when the RE bit in SCR is cleared to
0.
When the TE bit in SCR is 0
When data is transferred from TDR to TSR and
TDR is ready for data write
When 0 is written to TDRE after reading TDRE =
1
When a TXI interrupt request is issued allowing
DTC to write data to TDR
When serial reception ends normally and
receive data is transferred from RSR to RDR
= 1
When an RXI interrupt request is issued allowing
DTC to read data from RDR
When 0 is written to RDRF after reading RDRF

Related parts for HD64F2166VTE33