HD6417720BP133BV Renesas Electronics America, HD6417720BP133BV Datasheet - Page 855

• Manufacturer Part Number: HD6417720BP133BV
• Description: SH3-DSP, WITH USB AND LCDC, PB-F
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7700r

Specifications of HD6417720BP133BV

• Core Processor: SH-3 DSP
• Core Size: 32-Bit
• Speed: 133MHz
• Connectivity: FIFO, I²C, IrDA, MMC, SCI, SD, SIO, SIM, USB
• Peripherals: DMA, LCD, POR, WDT
• Number Of I /o: 117
• Program Memory Type: ROMless
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.4 V ~ 1.6 V
• Data Converters: A/D 4x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 256-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

SH7720 Group, SH7721 Group
R01UH0083EJ0400 Rev. 4.00
Sep 21, 2010
Bit
4
3
Bit Name
PRS
POCI
Initial
Value
0
0
R/W
R/W
R/W
Description
(Read) Port Reset Status
When this bit is set by writing to SetPortReset, the port
reset signal is output. This bit is cleared when PRSC is set
upon completion of a reset. When the CCS is cleared, this
bit is not set.
0: Port reset signal is not active
1: Port reset signal is active
(Write) Set Port Reset
Writing a 1 sets PortReset signal. Writing a 0 has no
effect. When the CCS bit is cleared, this write does not set
the PRS bit, instead, sets the CSC bit. This reports a reset
of the power disconnection port to the driver.
(Read) Port Over Current Indicator
This bit is valid only when a root hub is placed in such a
way that an over-current condition is reported on the base
of each port. If the over-current report at each port is not
supported, this bit is cleared to 0. If this bit is cleared, all
power controls are normal in this port. If this bit is set, an
over-current status exists in this port. This bit always
reflects an over-current input signal.
0: No over-current condition
1: Over-current condition is detected
(Write) Clear Suspend Status
Writing a 1 initiates a resume. Writing a 0 has no effect. If
the PSS bit is set, a resume is initiated.
Section 24 USB Host Controller (USBH)
Page 795 of 1414