MC68HC705B16CFN Freescale Semiconductor, MC68HC705B16CFN Datasheet - Page 108

no-image

MC68HC705B16CFN

Manufacturer Part Number
MC68HC705B16CFN
Description
IC MCU 2.1MHZ 15K OTP 52-PLCC
Manufacturer
Freescale Semiconductor
Series
HC05r
Datasheet

Specifications of MC68HC705B16CFN

Core Processor
HC05
Core Size
8-Bit
Speed
2.1MHz
Connectivity
SCI
Peripherals
POR, WDT
Number Of I /o
32
Program Memory Size
15KB (15K x 8)
Program Memory Type
OTP
Eeprom Size
256 x 8
Ram Size
352 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
52-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC705B16CFN
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC705B16CFN
Manufacturer:
MOT
Quantity:
2 132
Company:
Part Number:
MC68HC705B16CFN
Manufacturer:
MOI
Quantity:
1 000
Part Number:
MC68HC705B16CFN
Manufacturer:
FREESCALE
Quantity:
1 402
Part Number:
MC68HC705B16CFNE
Manufacturer:
FREESCALE
Quantity:
2 512
9
cannot be disabled by software (writing a ‘zero’ to the WDOG bit has no effect at any time). In
addition, the WDOG bit acts as a reset mechanism for the watchdog counter. Writing a ‘1’ to this
bit clears the counter to its initial value and prevents a watchdog timeout.
WDOG — Watchdog enable/disable
The WDOG bit can be used to enable the watchdog timer previously disabled by a mask option.
Following a watchdog reset the state of the WDOG bit is as defined by the mask option specified.
The divide-by-8 watchdog counter will generate a main reset of the chip when it reaches its final
state; seven clocks are necessary to bring the watchdog counter from its clear state to its final
state. This reset appears after time t
counter system. The watchdog counter, therefore, has to be cleared periodically, by software, with
a period less than t
The reset generated by the watchdog system is apparent at the RESET pin (see
RESET pin level is re-entered in the control logic, and when it has been maintained at level ‘zero’
for a minimum of t
9.1.4.1
The STOP instruction is inhibited when the watchdog system is enabled. If a STOP instruction is
executed while the watchdog system is enabled, then a watchdog reset will occur as if there were
a watchdog timeout. In the case of a watchdog reset due to a STOP instruction, the oscillator will
not be affected, thus there will be no t
configured according to the user specified mask option.
9.1.4.2
The state of the watchdog during WAIT mode is selected via a mask option (see
be one of the options below:
Watchdog enabled — the watchdog counter will continue to operate during WAIT mode and a
reset will occur after time t
Watchdog disabled — on entering WAIT mode, the watchdog counter system is reset and
disabled. On exiting WAIT mode the counter resumes normal operation.
Freescale
9-4
1 (set)
0 (clear) –
COP watchdog during STOP mode
COP watchdog during WAIT mode
DOGL
DOG
Watchdog enabled and counter cleared.
The watchdog cannot be disabled by software; writing a zero to this
bit has no effect.
, the RESET pin is released.
.
DOG
.
RESETS AND INTERRUPTS
DOG
PORL
since the last clear or since the enable of the watchdog
cycles start-up delay. On start-up, the watchdog will be
Figure
Section
MC68HC05B6
9-2). The
Rev. 4.1
1.2) to

Related parts for MC68HC705B16CFN