MMC2107CFCPV33 Freescale Semiconductor, MMC2107CFCPV33 Datasheet - Page 200

no-image

MMC2107CFCPV33

Manufacturer Part Number
MMC2107CFCPV33
Description
IC MCU 33MHZ 128K FLASH 144-LQFP
Manufacturer
Freescale Semiconductor
Series
MCorer
Datasheet

Specifications of MMC2107CFCPV33

Core Processor
M210
Core Size
32-Bit
Speed
33MHz
Connectivity
EBI/EMI, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
72
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Data Bus Width
32 bit
Data Ram Size
8 KB
Interface Type
SCI, SPI
Maximum Clock Frequency
33 MHz
Number Of Programmable I/os
32
Number Of Timers
4 bit
Operating Supply Voltage
0 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Lead Free Status / Rohs Status
No RoHS Version Available

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MMC2107CFCPV33
Manufacturer:
AMD
Quantity:
1 001
Part Number:
MMC2107CFCPV33
Manufacturer:
MOTOLOLA
Quantity:
745
Part Number:
MMC2107CFCPV33
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MMC2107CFCPV33
Manufacturer:
MOT
Quantity:
2
Part Number:
MMC2107CFCPV33
Manufacturer:
FREESCALE
Quantity:
20 000
Non-Volatile Memory FLASH (CMFR)
Technical Data
200
NOTE:
CLKPM[6:0] — Clock Period Multiplier Field
The CLKPM[6:0] bits are not write protected by the SES bit. Unless the
PAWS[2] bit is set, writes to CLKPM[6:0] in software should not be
changed if SES = 1.
No.
1
2
3
4
The third term of the timing control is the linear clock multiplier, M. The
clock period multiplier, CLKPM[6:0], defines a linear multiplier for the
program or erase pulse. M is defined by:
This allows the program/erase pulse to be from 1 to 128 times the
pulse set by the system clock period, SCLKR[2:0] and CLKPE[1:0].
The default reset state of CLKPM[6:0] is binary 000 0000, which gives
a multiplier of 1.
Table 9-6
CLKPE[1:0] and CLKPM[6:0] for a 1-ms program pulse, ERASE = 0,
in a system with a 33.0-MHz system clock having a period of 30.3 ns.
Freescale Semiconductor, Inc.
For More Information On This Product,
Determine SCLKR[2:0] —
Determine CLKPE[1:0] —
Determine CLKPM[6:0] — Using the selected values of N and R in the pulse
Check the results — pulse width = 30.3 ns
and an R value of 3 gives a system clock frequency from 24 MHz to 36 MHz.
ERASE = 0, a 1-ms program pulse can be generated by an N value of 7
(CLKPE[1:0] = 10) or 8 (CLKPE[1:0] = 11). An N value of 8 is used in this
example.
width equation, pulse width = system clock period
for M yields 42.97. Rounding M to 43 and using the M equation,
M = 1 + (CLKPM[6:0]) and solving for CLKPM[6:0] yields 42.
SCLKR[2:0] = 100, CLKPE[1:0] = 11, CLKPM[6:0] = 0101010, ERASE = 0,
system clock frequency = 33.0 MHz
Non-Volatile Memory FLASH (CMFR)
Table 9-6. Determining SCLKR[2:0], CLKPE[1:0],
Go to: www.freescale.com
shows an example of calculating the values of SCLKR[2:0],
M = 1 + (CLKPM[6:0])
and CLKPM[6:0]
9.7.1 Control Registers
Table 9-4
Example Calculation
shows that a SCLKR[2:0] value of 100
3
2
8
shows that when
43 = 1.00 ms where
R
MMC2107 – Rev. 2.0
2
N
M and solving
MOTOROLA

Related parts for MMC2107CFCPV33