MMC2107CFCPV33 Freescale Semiconductor, MMC2107CFCPV33 Datasheet - Page 430

no-image

MMC2107CFCPV33

Manufacturer Part Number
MMC2107CFCPV33
Description
IC MCU 33MHZ 128K FLASH 144-LQFP
Manufacturer
Freescale Semiconductor
Series
MCorer
Datasheet

Specifications of MMC2107CFCPV33

Core Processor
M210
Core Size
32-Bit
Speed
33MHz
Connectivity
EBI/EMI, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
72
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Data Bus Width
32 bit
Data Ram Size
8 KB
Interface Type
SCI, SPI
Maximum Clock Frequency
33 MHz
Number Of Programmable I/os
32
Number Of Timers
4 bit
Operating Supply Voltage
0 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Lead Free Status / Rohs Status
No RoHS Version Available

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MMC2107CFCPV33
Manufacturer:
AMD
Quantity:
1 001
Part Number:
MMC2107CFCPV33
Manufacturer:
MOTOLOLA
Quantity:
745
Part Number:
MMC2107CFCPV33
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MMC2107CFCPV33
Manufacturer:
MOT
Quantity:
2
Part Number:
MMC2107CFCPV33
Manufacturer:
FREESCALE
Quantity:
20 000
Queued Analog-to-Digital Converter (QADC)
Technical Data
430
CF2 — Queue 2 Completion Flag
PF2 — Queue 2 Pause Flag
CF2 indicates that a queue 2 scan has been completed. CF2 is set by
the QADC when the input channel sample requested by the last CCW
in queue 2 is converted, and the result is stored in the result table.
The end-of-queue 2 is identified when the current CCW contains an
end-of-queue code instead of a valid channel number or when the
currently completed CCW is in the last location of the CCW RAM.
When CF2 is set and interrupts are enabled for that queue completion
flag, the QADC asserts an interrupt request. The software reads CF2
during an interrupt service routine to identify the interrupt request. The
interrupt request is cleared when the software writes a 0 to the CF2
bit, when the bit was previously read as a 1. Once set, only software
or reset can clear CF2.
CF2 is maintained by the QADC regardless of whether the
corresponding interrupts are enabled. The software polls for CF2 to
see if it is set. This allows the software to recognize that the QADC is
finished with a queue 2 scan. The software acknowledges that it has
detected the completion flag being set by writing a 0 to the completion
flag after the bit was read as a 1.
PF2 indicates that a queue 2 scan has reached a pause. PF2 is set
by the QADC when the current queue 2 CCW has the pause bit set,
the selected input channel has been converted, and the result has
been stored in the result table.
Once PF2 is set, the queue enters the paused state and waits for a
trigger event to allow queue execution to continue. However, if the
CCW with the pause bit set is the last CCW in a queue, the queue
execution is complete. The queue status becomes idle, not paused,
and both the pause and completion flags are set. Another exception
occurs in software controlled mode, where the PF2 can be set but
queue 2 never enters the pause state.
When PF2 is set and interrupts are enabled for the corresponding
queue, the QADC asserts an interrupt request. The software reads
PF2 during an interrupt service routine to identify the interrupt
request. The interrupt request is cleared when the software writes a 0
to PF2, when the bit was previously read as a 1. Once set, only
software or reset can clear PF2.
Freescale Semiconductor, Inc.
For More Information On This Product,
Queued Analog-to-Digital Converter (QADC)
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA

Related parts for MMC2107CFCPV33