MMC2107CFCPV33 Freescale Semiconductor, MMC2107CFCPV33 Datasheet - Page 471

no-image

MMC2107CFCPV33

Manufacturer Part Number
MMC2107CFCPV33
Description
IC MCU 33MHZ 128K FLASH 144-LQFP
Manufacturer
Freescale Semiconductor
Series
MCorer
Datasheet

Specifications of MMC2107CFCPV33

Core Processor
M210
Core Size
32-Bit
Speed
33MHz
Connectivity
EBI/EMI, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
72
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Data Bus Width
32 bit
Data Ram Size
8 KB
Interface Type
SCI, SPI
Maximum Clock Frequency
33 MHz
Number Of Programmable I/os
32
Number Of Timers
4 bit
Operating Supply Voltage
0 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Lead Free Status / Rohs Status
No RoHS Version Available

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MMC2107CFCPV33
Manufacturer:
AMD
Quantity:
1 001
Part Number:
MMC2107CFCPV33
Manufacturer:
MOTOLOLA
Quantity:
745
Part Number:
MMC2107CFCPV33
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MMC2107CFCPV33
Manufacturer:
MOT
Quantity:
2
Part Number:
MMC2107CFCPV33
Manufacturer:
FREESCALE
Quantity:
20 000
MMC2107 – Rev. 2.0
MOTOROLA
The QADC automatically performs the conversions in the queue until a
pause or an end-of-queue condition is encountered. When a pause
occurs, queue execution stops until the timer interval elapses again, and
queue execution continues. When the queue execution reaches an
end-of-queue situation, the single-scan enable bit is cleared. Software
may set the single-scan enable bit again, allowing another scan of the
queue to be initiated by the interval timer.
The interval timer generates a trigger event whenever the time interval
elapses. The trigger event may cause the queue execution to continue
following a pause, or may be considered a trigger overrun. Once the
queue execution is completed, the single-scan enable bit must be set
again to enable the timer to count again.
Normally, only one queue will be enabled for interval timer single-scan
mode and the timer will reset at the end-of-queue. However, if both
queues are enabled for either single-scan or continuous interval timer
mode, the end-of-queue condition will not reset the timer while the other
queue is active. In this case, the timer will reset when both queues have
reached end-of-queue. See
definition of interval timer reset conditions.
The interval timer single-scan mode can be used in applications which
need coherent results, for example:
Freescale Semiconductor, Inc.
For More Information On This Product,
Queued Analog-to-Digital Converter (QADC)
When it is necessary that all samples are guaranteed to be taken
during the same scan of the analog pins.
When the interrupt rate in the periodic timer continuous-scan
mode would be too high.
In sensitive battery applications, where the single-scan mode uses
less power than the software-initiated continuous-scan mode.
Go to: www.freescale.com
18.10.9 Periodic/Interval Timer
Queued Analog-to-Digital Converter (QADC)
Technical Data
Digital Control
for a
471

Related parts for MMC2107CFCPV33