MMC2107CFCPV33 Freescale Semiconductor, MMC2107CFCPV33 Datasheet - Page 525

• Manufacturer Part Number: MMC2107CFCPV33
• Description: IC MCU 33MHZ 128K FLASH 144-LQFP
• Manufacturer: Freescale Semiconductor
• Series: MCorer

Specifications of MMC2107CFCPV33

• Core Processor: M210
• Core Size: 32-Bit
• Speed: 33MHz
• Connectivity: EBI/EMI, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 72
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-LQFP
• Data Bus Width: 32 bit
• Data Ram Size: 8 KB
• Interface Type: SCI, SPI
• Maximum Clock Frequency: 33 MHz
• Number Of Programmable I/os: 32
• Number Of Timers: 4 bit
• Operating Supply Voltage: 0 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: No RoHS Version Available

20.6.2 Registers
MMC2107 – Rev. 2.0
MOTOROLA
Address: 0x00c2_0000 and 0x00c2_0001
Reset:
Reset:
Read:
Read:
Write:
Write:
The chip programming model consists of four chip select control
registers (CSCR0–CSCR3), one for each chip select (CS[3:0]).
CSCR0–CSCR3 are read/write always and define the conditions for
asserting the chip select signals.
All the chip select control registers are the same except for the reset
states of the CSEN and PS bits in CSCR0 and the CSEN bit in CSCR1.
This allows CS0 to be enabled at reset with either a 16-bit or 32-bit port
size for selecting an external boot device and allows CS1 to be used to
emulate internal memory.
Freescale Semiconductor, Inc.
Note: Reset state determined during reset configuration.
For More Information On This Product,
Figure 20-2. Chip Select Control Register 0 (CSCR0)
Bit 15
Bit 7
SO
0
0
0
Go to: www.freescale.com
= Writes have no effect and the access terminates without a transfer error exception.
RO
Chip Select Module
14
0
6
0
0
See note
PS
13
5
0
0
WWS
12
1
4
0
0
WE
11
1
3
0
0
Memory Map and Registers
WS2
10
1
2
0
0
Chip Select Module
TAEN
WS1
9
1
1
1
Technical Data
See note
CSEN
WS0
Bit 8
Bit 0
1
525