MMC2107CFCPV33 Freescale Semiconductor, MMC2107CFCPV33 Datasheet - Page 53

• Manufacturer Part Number: MMC2107CFCPV33
• Description: IC MCU 33MHZ 128K FLASH 144-LQFP
• Manufacturer: Freescale Semiconductor
• Series: MCorer

Specifications of MMC2107CFCPV33

• Core Processor: M210
• Core Size: 32-Bit
• Speed: 33MHz
• Connectivity: EBI/EMI, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 72
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-LQFP
• Data Bus Width: 32 bit
• Data Ram Size: 8 KB
• Interface Type: SCI, SPI
• Maximum Clock Frequency: 33 MHz
• Number Of Programmable I/os: 32
• Number Of Timers: 4 bit
• Operating Supply Voltage: 0 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: No RoHS Version Available

MMC2107 – Rev. 2.0
MOTOROLA
1. See module sections for details of how much of each block is being decoded. Accesses to
2. The port register space is mirrored/repeated in the 64-Kbyte block. This allows the full
Base Address (Hex)
Freescale Semiconductor, Inc.
addresses outside the module memory maps (and also the reserved area
0x00d1_0000–0x7fff_ffff) will not be responded to and will result in a bus monitor transfer
error exception.
64-Kbyte block to be decoded and used to execute an external access to a port
replacement unit in emulation mode.
For More Information On This Product,
0x00c0_0000
0x00c1_0000
0x00c2_0000
0x00c3_0000
0x00c4_0000
0x00c5_0000
0x00c6_0000
0x00c7_0000
0x00c8_0000
0x00c9_0000
0x00ca_0000
0x00cb_0000
0x00cc_0000
0x00cd_0000
0x00ce_0000
0x00d0_0000
0x00cf_0000
Table 2-1. Register Address Location Map
Go to: www.freescale.com
System Memory Map
Queued analog-to-digital converter (QADC)
Serial communications interface 1 (SCI1)
Serial communications interface 2 (SCI2)
Programmable interrupt timer 1 (PIT1)
Programmable interrupt timer 2 (PIT2)
Serial peripheral interface (SPI)
Interrupt controller (INTC)
Chip configuration (CCM)
FLASH registers (CMFR)
Watchdog timer (WDT)
Edge port (EPORT)
Chip selects (CS)
Ports
Clocks (CLOCK)
Reset (RESET)
Timer 1 (TIM1)
Timer 2 (TIM2)
Usage
(2)
(PORTS)
System Memory Map
(1)
Technical Data
Address Map
53