MC908AZ32ACFU Freescale Semiconductor, MC908AZ32ACFU Datasheet - Page 109

no-image

MC908AZ32ACFU

Manufacturer Part Number
MC908AZ32ACFU
Description
IC MCU 32K FLASH 8.4MHZ 64-QFP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC908AZ32ACFU

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
CAN, SCI, SPI
Peripherals
LVD, POR, PWM
Number Of I /o
40
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 15x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC908AZ32ACFU
Manufacturer:
FREESCALE
Quantity:
3
Part Number:
MC908AZ32ACFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC908AZ32ACFU
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC908AZ32ACFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC908AZ32ACFUE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC908AZ32ACFUER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 9
Configuration Register (CONFIG-1)
9.1 Introduction
This section describes the configuration register (CONFIG-1), which contains bits that configure these
options:
9.2 Functional Description
The configuration register is a write-once register. Out of reset, the configuration register will read the
default value. Once the register is written, further writes will have no effect until a reset occurs.
LVISTOP — LVI Stop Mode Enable Bit
Freescale Semiconductor
LVISTOP enables the LVI module in stop mode. (See
1 = LVI enabled during stop mode
0 = LVI disabled during stop mode
Resets caused by the LVI module
Power to the LVI module
LVI enabled during stop mode
Stop mode recovery time (32 CGMXCLK cycles or 4096 CGMXCLK cycles)
Computer operating properly module (COP)
STOP instruction enable/disable.
Address:
If the LVI module and the LVI reset signal are enabled, a reset occurs when
V
least nine consecutive CPU cycles. Once an LVI reset occurs, the MCU
remains in reset until V
To have the LVI enabled in stop mode, the LVIPWR must be at a logic 1
and the LVISTOP bit must be at a logic 1. Take note that by enabling the
LVI in stop mode, the stop I
Reset:
Read:
Write:
DD
falls to a voltage, LVI
LVISTOP
$001F
Bit 7
R
0
Figure 9-1. Configuration Register (CONFIG-1)
= Reserved
R
6
1
MC68HC908AZ32A Data Sheet, Rev. 2
DD
LVIRST
TRIPF
rises to a voltage, LVI
DD
5
1
current will be higher.
, and remains at or below that level for at
NOTE
NOTE
LVIPWR
4
1
Chapter 14 Low Voltage Inhibit
SSREC
3
0
TRIPR
COPRS
.
2
0
STOP
1
0
COPD
Bit 0
0
(LVI)).
109

Related parts for MC908AZ32ACFU