MC908AZ32ACFU Freescale Semiconductor, MC908AZ32ACFU Datasheet - Page 133

• Manufacturer Part Number: MC908AZ32ACFU
• Description: IC MCU 32K FLASH 8.4MHZ 64-QFP
• Manufacturer: Freescale Semiconductor
• Series: HC08r

Specifications of MC908AZ32ACFU

• Core Processor: HC08
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: CAN, SCI, SPI
• Peripherals: LVD, POR, PWM
• Number Of I /o: 40
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 512 x 8
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 15x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Chapter 15
External Interrupt Module (IRQ1)
15.1 Introduction
This section describes the nonmaskable external interrupt (IRQ) input.
15.2 Features
Features include:
15.3 Functional Description
A logic 0 applied to the external interrupt pin can latch a CPU interrupt request.
structure of the IRQ module.
Interrupt signals on the IRQ1 pin are latched into the IRQ latch. An interrupt latch remains set until one of
the following actions occurs:
The external interrupt pin is falling-edge triggered and is software- configurable to be both falling-edge
and low-level triggered. The MODE bit in the ISCR controls the triggering sensitivity of the IRQ1 pin.
When an interrupt pin is edge-triggered only, the interrupt latch remains set until a vector fetch, software
clear, or reset occurs.
When an interrupt pin is both falling-edge and low-level-triggered, the interrupt latch remains set until both
of the following occur:
Freescale Semiconductor
•
•
•
•
•
•
•
•
•
Dedicated External Interrupt Pin (IRQ1)
Hysteresis Buffer
Programmable Edge-Only or Edge- and Level-Interrupt Sensitivity
Automatic Interrupt Acknowledge
Vector fetch — A vector fetch automatically generates an interrupt acknowledge signal that clears
the latch that caused the vector fetch.
Software clear — Software can clear an interrupt latch by writing to the appropriate acknowledge
bit in the interrupt status and control register (ISCR). Writing a logic 1 to the ACK bit clears the IRQ
latch.
Reset — A reset automatically clears both interrupt latches.
Vector fetch or software clear
Return of the interrupt pin to logic 1
MC68HC908AZ32A Data Sheet, Rev. 2
Figure 15-1
shows the
133