MC908AZ32ACFU Freescale Semiconductor, MC908AZ32ACFU Datasheet - Page 201

no-image

MC908AZ32ACFU

Manufacturer Part Number
MC908AZ32ACFU
Description
IC MCU 32K FLASH 8.4MHZ 64-QFP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC908AZ32ACFU

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
CAN, SCI, SPI
Peripherals
LVD, POR, PWM
Number Of I /o
40
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 15x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC908AZ32ACFU
Manufacturer:
FREESCALE
Quantity:
3
Part Number:
MC908AZ32ACFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC908AZ32ACFU
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC908AZ32ACFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC908AZ32ACFUE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC908AZ32ACFUER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
CHxF — Channel x Flag Bit
CHxIE — Channel x Interrupt Enable Bit
MSxB — Mode Select Bit B
Freescale Semiconductor
When channel x is an input capture channel, this read/write bit is set when an active edge occurs on
the channel x pin. When channel x is an output compare channel, CHxF is set when the value in the
TIMA counter registers matches the value in the TIMA channel x registers.
When CHxIE = 1, clear CHxF by reading TIMA channel x status and control register with CHxF set and
then writing a logic 0 to CHxF. If another interrupt request occurs before the clearing sequence is
complete, then writing logic 0 to CHxF has no effect. Therefore, an interrupt request cannot be lost due
to inadvertent clearing of CHxF.
Reset clears the CHxF bit. Writing a logic 1 to CHxF has no effect.
This read/write bit enables TIMA CPU interrupts on channel x.
Reset clears the CHxIE bit.
This read/write bit selects buffered output compare/PWM operation. MSxB exists only in the TIMA
channel 0, TIMA channel 2 and TIMA channel 4 status and control registers.
Setting MS0B disables the channel 1 status and control register and reverts TACH1 pin to
general-purpose I/O.
Setting MS2B disables the channel 3 status and control register and reverts TACH3 pin to
general-purpose I/O.
Setting MS4B disables the channel 5 status and control register and reverts TACH5 pin to
general-purpose I/O.
Reset clears the MSxB bit.
1 = Input capture or output compare on channel x
0 = No input capture or output compare on channel x
1 = Channel x CPU interrupt requests enabled
0 = Channel x CPU interrupt requests disabled
1 = Buffered output compare/PWM operation enabled
0 = Buffered output compare/PWM operation disabled
Register Name and Address
Register Name and Address
Reset:
Reset:
Read:
Read:
Write:
Write:
CH4F
CH5F
Bit 7
Bit 7
and Control Registers (TASC0–TASC5) (Continued)
R
0
0
0
0
= Reserved
CH4IE
CH5IE
6
0
6
0
Figure 18-7. TIMA Channel Status
MC68HC908AZ32A Data Sheet, Rev. 2
TASC4 — $0032
TASC5 — $0035
MS4B
5
0
5
0
R
0
MS4A
MS5A
4
0
4
0
ELS4B
ELS5B
3
0
3
0
ELS4A
ELS5A
2
0
2
0
TOV4
TOV5
1
0
1
0
CH4MAX
CH5MAX
Bit 0
Bit 0
0
0
I/O Registers
201

Related parts for MC908AZ32ACFU