MC908AZ32ACFU Freescale Semiconductor, MC908AZ32ACFU Datasheet - Page 220

• Manufacturer Part Number: MC908AZ32ACFU
• Description: IC MCU 32K FLASH 8.4MHZ 64-QFP
• Manufacturer: Freescale Semiconductor
• Series: HC08r

Specifications of MC908AZ32ACFU

• Core Processor: HC08
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: CAN, SCI, SPI
• Peripherals: LVD, POR, PWM
• Number Of I /o: 40
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 512 x 8
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 15x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Timer Interface Module B (TIMB)
TOVx — Toggle-On-Overflow Bit
CHxMAX — Channel x Maximum Duty Cycle Bit
19.8.5 TIMB Channel Registers
These read/write registers contain the captured TIMB counter value of the input capture function or the
output compare value of the output compare function. The state of the TIMB channel registers after reset
is unknown.
In input capture mode (MSxB–MSxA = 0:0) reading the high byte of the TIMB channel x registers
(TBCHxH) inhibits input captures until the low byte (TBCHxL) is read.
In output compare mode (MSxB–MSxA ≠ 0:0) writing to the high byte of the TIMB channel x registers
(TBCHxH) inhibits output compares and the CHxF bit until the low byte (TBCHxL) is written.
220
When channel x is an output compare channel, this read/write bit controls the behavior of the channel
x output when the TIMB counter overflows. When channel x is an input capture channel, TOVx has no
effect. Reset clears the TOVx bit.
When the TOVx bit is at logic 1, setting the CHxMAX bit forces the duty cycle of buffered and
unbuffered PWM signals to 100%. As
it is set or cleared. The output stays at the 100% duty cycle level until the cycle after CHxMAX is
cleared.
1 = Channel x pin toggles on TIMB counter overflow.
0 = Channel x pin does not toggle on TIMB counter overflow.
Register Name and Address
PTEx/TCHx
When TOVx is set, a TIMB counter overflow takes precedence over a
channel x output compare if both occur at the same time.
CHxMAX
Reset:
Read:
Write:
OVERFLOW
Bit 15
Bit 7
COMPARE
PERIOD
OUTPUT
Bit 14
Figure 19-9. TIMB Channel Registers
6
MC68HC908AZ32A Data Sheet, Rev. 2
Figure 19-8. CHxMAX Latency
OVERFLOW
TBCH0H — $0046
(TBCH0H/L–TBCH1H/L)
Figure 19-8
Bit 13
5
COMPARE
OUTPUT
Indeterminate after Reset
NOTE
Bit 12
OVERFLOW
4
shows, the CHxMAX bit takes effect in the cycle after
Bit 11
COMPARE
OUTPUT
3
OVERFLOW
Bit 10
2
COMPARE
OUTPUT
Bit 9
1
OVERFLOW
Freescale Semiconductor
Bit 0
Bit 8