MC908AZ32ACFU Freescale Semiconductor, MC908AZ32ACFU Datasheet - Page 291

no-image

MC908AZ32ACFU

Manufacturer Part Number
MC908AZ32ACFU
Description
IC MCU 32K FLASH 8.4MHZ 64-QFP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC908AZ32ACFU

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
CAN, SCI, SPI
Peripherals
LVD, POR, PWM
Number Of I /o
40
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 15x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC908AZ32ACFU
Manufacturer:
FREESCALE
Quantity:
3
Part Number:
MC908AZ32ACFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC908AZ32ACFU
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC908AZ32ACFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC908AZ32ACFUE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC908AZ32ACFUER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
24.13.8 MSCAN08 Transmitter Control Register
ABTRQ2–ABTRQ0 — Abort Request
TXEIE2–TXEIE0 — Transmitter Empty Interrupt Enable
Freescale Semiconductor
The CPU sets an ABTRQx bit to request that an already scheduled message buffer (TXE = 0) be
aborted. The MSCAN08 will grant the request if the message has not already started transmission, or
if the transmission is not successful (lost arbitration or error). When a message is aborted the
associated TXE and the abort acknowledge flag (ABTAK) (see
Register) will be set and an TXE interrupt is generated if enabled. The CPU cannot reset ABTRQx.
ABTRQx is cleared implicitly whenever the associated TXE flag is set.
1 = Abort request pending
0 = No abort request
1 = A transmitter empty (transmit buffer available for transmission) event results in a transmitter
0 = No interrupt is generated from this event.
empty interrupt.
Address:
The software must not clear one or more of the TXE flags in CTFLG and
simultaneously set the respective ABTRQ bit(s).
The CTCR register is held in the reset state when the SFTRES bit in
CMCR0 is set.
Reset:
Read:
Write:
$0507
Bit 7
0
0
Figure 24-22. Transmitter Control Register (CTCR)
= Unimplemented
ABTRQ2
6
0
MC68HC908AZ32A Data Sheet, Rev. 2
ABTRQ1
5
0
NOTE
NOTE
ABTRQ0
4
0
3
0
0
24.13.7 MSCAN08 Transmitter Flag
Programmer’s Model of Control Registers
TXEIE2
2
0
TXEIE1
1
0
TXEIE0
Bit 0
0
291

Related parts for MC908AZ32ACFU