HD64F3684FP Renesas Electronics America, HD64F3684FP Datasheet - Page 337

IC H8 MCU FLASH 32K 64LQFP

HD64F3684FP

Manufacturer Part Number
HD64F3684FP
Description
IC H8 MCU FLASH 32K 64LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300H Tinyr
Datasheet

Specifications of HD64F3684FP

Core Processor
H8/300H
Core Size
16-Bit
Speed
20MHz
Connectivity
I²C, SCI
Peripherals
PWM, WDT
Number Of I /o
45
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3684FPI
Quantity:
2 761
Part Number:
HD64F3684FPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3684FPV
Manufacturer:
RENESAS
Quantity:
28
Part Number:
HD64F3684FPV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
The I
interface functions. The register configuration that controls the I
Philips configuration, however.
Figure 17.1 shows a block diagram of the I
Figure 17.2 shows an example of I/O pin connections to external circuits.
17.1
I
Clocked synchronous format
IFIIC10A_000020020200
2
C bus format
Selection of I
Continuous transmission/reception
Since the shift register, transmit data register, and receive data register are independent from
each other, the continuous transmission/reception can be performed.
Start and stop conditions generated automatically in master mode
Selection of acknowledge output levels when receiving
Automatic loading of acknowledge bit when transmitting
Bit synchronization/wait function
In master mode, the state of SCL is monitored per bit, and the timing is synchronized
automatically.
If transmission/reception is not yet possible, set the SCL to low until preparations are
completed.
Six interrupt sources
Transmit data empty (including slave-address match), transmit end, receive data full (including
slave-address match), arbitration lost, NACK detection, and stop condition detection
Direct bus drive
Two pins, SCL and SDA pins, function as NMOS open-drain outputs when the bus drive
function is selected.
Four interrupt sources
Transmit-data-empty, transmit-end, receive-data-full, and overrun error
2
C bus interface 2 conforms to and provides a subset of the Philips I
Features
2
C format or clocked synchronous serial format
Section 17 I
2
C Bus Interface 2 (IIC2)
2
C bus interface 2.
Rev.5.00 Nov. 02, 2005 Page 303 of 500
2
C bus differs partly from the
Section 17 I
2
C bus (inter-IC bus)
2
C Bus Interface 2 (IIC2)
REJ09B0027-0500

Related parts for HD64F3684FP