R5S72030W200FP Renesas Electronics America, R5S72030W200FP Datasheet - Page 1439

IC SUPERH MPU ROMLESS 240QFP

R5S72030W200FP

Manufacturer Part Number
R5S72030W200FP
Description
IC SUPERH MPU ROMLESS 240QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7200r
Datasheets

Specifications of R5S72030W200FP

Core Processor
SH2A-FPU
Core Size
32-Bit
Speed
200MHz
Connectivity
CAN, I²C, SCI, SSI, SSU, USB
Peripherals
DMA, LCD, POR, PWM, WDT
Number Of I /o
82
Program Memory Type
ROMless
Ram Size
80K x 8
Voltage - Supply (vcc/vdd)
1.1 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
240-QFP
For Use With
R0K572030S000BE - KIT DEV FOR SH7203HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5S72030W200FP
Manufacturer:
SAMSUNG
Quantity:
1 001
Part Number:
R5S72030W200FP
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
R5S72030W200FP
Manufacturer:
RENESAS
Quantity:
8 000
28.2.5
STBCR5 is an 8-bit readable/writable register that controls the operation of modules in power-
down modes. Only byte access is valid.
Note: When writing to this register, see section 28.4, Usage Notes.
Bit
7
6
5
4
Standby Control Register 5 (STBCR5)
Bit Name
MSTP57
MSTP56
MSTP55
MSTP54
Initial value:
Initial
Value
1
1
1
1
R/W:
Bit:
MSTP
R/W
57
7
1
R/W
R/W
R/W
R/W
R/W
MSTP
R/W
56
6
1
MSTP
R/W
Description
Module Stop 57
When the MSTP57 bit is set to 1, the supply of the
clock to the IIC3-0 is halted.
0: IIC3-0 runs.
1: Clock supply to IIC3-0 is halted.
Module Stop 56
When the MSTP56 bit is set to 1, the supply of the
clock to the IIC3-1 is halted.
0: IIC3-1 runs.
1: Clock supply to IIC3-1 is halted.
Module Stop 55
When the MSTP55 bit is set to 1, the supply of the
clock to the IIC3-2 is halted.
0: IIC3-2 runs.
1: Clock supply to IIC3-2 is halted.
Module Stop 54
When the MSTP54 bit is set to 1, the supply of the
clock to the IIC3-3 is halted.
0: IIC3-3 runs.
1: Clock supply to IIC3-3 is halted.
55
5
1
MSTP
R/W
54
4
1
MSTP
R/W
53
3
1
Rev. 3.00 Sep. 28, 2009 Page 1407 of 1650
MSTP
R/W
52
2
1
MSTP
R/W
51
1
1
Section 28 Power-Down Modes
MSTP
R/W
50
0
1
REJ09B0313-0300

Related parts for R5S72030W200FP