SSM2143PZ Analog Devices Inc, SSM2143PZ Datasheet - Page 7

• Manufacturer Part Number: SSM2143PZ
• Description: IC AUDIO RX MONO AB DIFF 8DIP
• Manufacturer: Analog Devices Inc
• Type: Differentialr

Specifications of SSM2143PZ

• Amplifier Type: Audio
• Number Of Circuits: 1
• Slew Rate: 10 V/µs
• -3db Bandwidth: 7MHz
• Voltage - Input Offset: 50µV
• Current - Supply: 2.7mA
• Current - Output / Channel: 45mA
• Voltage - Supply, Single/dual (±): ±6 V ~ 18 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Through Hole
• Package / Case: 8-DIP (0.300", 7.62mm)
• Device Type: Differential Line Receiver
• Supply Voltage Range: ± 6V To ± 18V
• Driver Case Style: DIP
• No. Of Pins: 8
• Operating Temperature Range: -40°C To +85°C
• Msl: MSL 1 - Unlimited
• Bandwidth: 7 MHz
• Common Mode Rejection Ratio: 90
• Current, Supply: ±2.7 mA
• Harmonic Distortion: 0.0006 %
• Impedance, Thermal: 103 °C/W
• Package Type: PDIP-8
• Resistance, Input: 18 Kilohms
• Temperature, Operating, Range: -40 to +85 °C
• Voltage, Input: ±15 V
• Voltage, Input Offset: 0.05 mV
• Voltage, Output Swing: ±14 V
• Voltage, Supply: ±6 to ±18 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Output Type: -
• Gain Bandwidth Product: -
• Current - Input Bias: -
• Lead Free Status / Rohs Status: RoHS Compliant part Electrostatic Device

REV. 0
APPLICATIONS INFORMATION
The SSM2143 is designed as a balanced differential line re-
ceiver. It uses a high speed, low noise audio amplifier with four
precision thin-film resistors to maintain excellent common-mode
rejection and ultralow THD. Figure 25 shows the basic differen-
tial receiver application where the SSM2143 yields a gain of 1/2.
The placement of the input and feedback resistors can be
switched to achieve a gain of +2, as shown in Figure 26. For
either circuit configuration, the SSM2143 can also be used un-
balanced by grounding one of the inputs. In applications requir-
ing a gain of +1, use the SSM2141.
Figure 25. Standard Config-
uration for Gain of 1/2
CMRR
The internal thin-film resistors are precisely trimmed to achieve
a CMRR of 90 dB. Any imbalances introduced by the external
circuitry will cause a significant reduction in the overall CMRR
performance. For example, a 5
a CMRR of 71 dB at dc. This is also true for any reactive source
impedances that may affect the CMRR over the audio frequency
range. These error sources need to be minimized to maintain
the excellent CMRR.
To quantify the required accuracy of the thin film resistor
matching, the source of CMRR error can be analyzed. A resistor
mismatch can be modelled as shown in Figure 27. By assuming
a tolerance on one of the 12 k resistors of R, the equation for
the common-mode gain becomes:
which reduces to:
This gain error leads to a common-mode rejection ratio of:
Figure 27. A Small Mismatch in Resistance Results in a
Large Common-Mode Error
+IN
–IN
2
3
SSM2143
V
12k
12k
V
OUT
–15V
IN
+15V
4
7
+IN
–IN
+
0.1µF
0.1µF
6k
6k 12k
6k
12k + R
CMRR
6k
12k
V
5
1
6
V
6k
OUT
A =
V
IN
V
OUT
1
2
12k
|A
|A
12k
6k
1/3 R
DM
CM
6k
source imbalance will result in
+IN
–IN
Figure 26. Reversing the
Resistors Results in a
Gain of 2
|
|
R
1
CMRR =
5
18k
R
SSM2143
1 –
R
6k
6k
–15V
+15V
V
OUT
18k
12k
4
7
R
0.1µF
6k
0.1µF
12k
12k
R
3
2
6
A = 2
V
V
OUT
–7–
Setting R to 5
above. To achieve the SSM2143’s CMRR of 90 dB, the resistor
mismatch can be at most 0.57 . In other words, to build this
circuit discretely, the resistors would have to be matched to
better than 0.005%!
The following table shows typical resistor accuracies and the
resulting CMRR for a differential amplifier.
DC OUTPUT LEVEL ADJUST
The reference node of the SSM2143 is normally connected to
ground. However, it can be used to null out any dc offsets in
the system or to introduce a dc reference level other than
ground. As shown in Figure 28, the reference node needs to be
Figure 28. A Low Impedance Buffer Is Required to Adjust
the Reference Voltage.
buffered with an op amp to maintain very low impedance to
achieve high CMRR. The same reasoning as above applies such
that the 6 k resistor has to be matched to better than 0.005%
or 0.3 . The op amp maintains very low output impedance
over the entire audio frequency range, as long as its bandwidth
is well above 20 kHz. The reference input can be adjusted over
a 10 V range. The gain from the reference to the output is
unity so the resulting dc output adjustment range is also 10 V.
INPUT ERRORS
The main dc input offset error specified for the SSM2143 is the
Input Offset Voltage. The Input Bias Current and Input Offset
Current are not specified as for a normal operational amplifier.
Because the SSM2143 has built-in resistors, any bias current
related errors are converted into offset voltage errors. Thus, the
offset voltage specification is a combination of the amplifier’s
offset voltage plus its offset current times the input impedance.
Figure 29. SSM2142/SSM2143 Balanced Line Driver/
Receiver System
V
IN
4
3
+18V
–18V
+IN
–IN
SSM2142
6
5
2
3
7
2
SSM2143
% Mismatch
5%
1%
0.1%
0.005%
12k
12k
ALL CABLE MEASUREMENTS USE
BELDEN CABLE (500').
1
8
results in the CMRR of 71 dB, as stated
+15V
–15V
7
4
0.1µF
0.1µF
6k
6k
5
6
1
CMRR
30 dB
44 dB
64 dB
90 dB
REFERENCE
+10V
–10V
2
3
V
OUT
SSM2143
+18V
SSM2143
7
1
OP27
–18V
0.1µF
5
4
0.1µF
6
V
OUT