AT32UC3C0512C-ALUT Atmel, AT32UC3C0512C-ALUT Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
AT32UC3C0512C-ALUT
Manufacturer Part Number
AT32UC3C0512C-ALUT
Description
IC MCU AVR32 512K FLASH 144LQFP
Manufacturer
Atmel
Series
AVR®32 UC3r
Specifications of AT32UC3C0512C-ALUT
Core Processor
AVR
Core Size
32-Bit
Speed
66MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, IrDA, LIN, SPI, UART/USART, USB
Peripherals
Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number Of I /o
123
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
64K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 16x12b, D/A 4x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LFQFP
Data Bus Width
32 bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Details
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
32117A–10/2010
One 4-Channel 20-bit Pulse Width Modulation Controller (PWM)
Two Quadrature Decoders
One 16-channel 12-bit Pipelined Analog-To-Digital Converter (ADC)
Two 12-bit Digital-To-Analog Converters (DAC), with Dual Output Sample System
Four Analog Comparators
Six 16-bit Timer/Counter (TC) Channels
One Peripheral Event Controller
Five Universal Synchronous/Asynchronous Receiver/Transmitters (USART)
Two Master/Slave Serial Peripheral Interfaces (SPI) with Chip Select Signals
One Inter-IC Sound (I2S) Controller
Three Master and Three Slave Two-Wire Interfaces (TWI), 400kbit/s I
QTouch
On-Chip Non-intrusive Debug System
3 package options
Two operating voltage ranges:
– Two independent channels, 16 Message Objects per Channel
– Complementary outputs, with Dead Time Insertion
– Output Override and Fault Protection
– Dual Sample and Hold Capability Allowing 2 Synchronous Conversions
– Single-Ended and Differential Channels, Window Function
– External Clock Inputs, PWM, Capture and Various Counting Capabilities
– Trigger Actions in Peripherals Depending on Events Generated from Peripherals or from Input Pins
– Deterministic Trigger
– 34 Events and 22 Event Actions
– Independent Baudrate Generator, Support for SPI, LIN, IrDA and ISO7816 interfaces
– Support for Hardware Handshaking, RS485 Interfaces and Modem Line
– Compliant with I2S Bus Specification
– Time Division Multiplexed mode
– Capacitive Touch Buttons, Sliders, and Wheels
– QTouch
– Nexus Class 2+, Runtime Control, Non-Intrusive Data and Program Trace
– aWire
– NanoTrace
– 64-pin QFN/TQFP (45 GPIO pins)
– 100-pin TQFP (81 GPIO pins)
– 144-pin LQFP (123 GPIO pins)
– Single 5V Power Supply
– Single 3.3V Power Supply
®
Library Support
™
®
single-pin programming trace and debug interface muxed with reset pin
and QMatrix
™
provides trace capabilities through JTAG or aWire interface
®
Acquisition
2
C-compatible
AT32UC3C
2